xilinx_zynqmp_zc1275_revB_defconfig 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657
  1. CONFIG_ARM=y
  2. CONFIG_ARCH_ZYNQMP=y
  3. CONFIG_SYS_TEXT_BASE=0x8000000
  4. CONFIG_SYS_MALLOC_F_LEN=0x8000
  5. CONFIG_SPL=y
  6. CONFIG_DEBUG_UART_BASE=0xff000000
  7. CONFIG_DEBUG_UART_CLOCK=100000000
  8. # CONFIG_SPL_FS_FAT is not set
  9. # CONFIG_SPL_LIBDISK_SUPPORT is not set
  10. CONFIG_DEBUG_UART=y
  11. CONFIG_DISTRO_DEFAULTS=y
  12. CONFIG_FIT=y
  13. CONFIG_FIT_VERBOSE=y
  14. CONFIG_SPL_LOAD_FIT=y
  15. # CONFIG_DISPLAY_CPUINFO is not set
  16. CONFIG_SPL_TEXT_BASE=0xfffc0000
  17. CONFIG_SPL_OS_BOOT=y
  18. CONFIG_SPL_RAM_SUPPORT=y
  19. CONFIG_SPL_RAM_DEVICE=y
  20. CONFIG_SPL_ATF=y
  21. CONFIG_SYS_PROMPT="ZynqMP> "
  22. CONFIG_CMD_MEMTEST=y
  23. CONFIG_CMD_CLK=y
  24. # CONFIG_CMD_FLASH is not set
  25. CONFIG_CMD_FPGA_LOADBP=y
  26. CONFIG_CMD_FPGA_LOADP=y
  27. CONFIG_CMD_FPGA_LOAD_SECURE=y
  28. CONFIG_CMD_MMC=y
  29. CONFIG_CMD_SF=y
  30. # CONFIG_CMD_NET is not set
  31. CONFIG_CMD_TIME=y
  32. CONFIG_CMD_TIMER=y
  33. CONFIG_SPL_OF_CONTROL=y
  34. CONFIG_DEFAULT_DEVICE_TREE="zynqmp-zc1275-revB"
  35. CONFIG_NET_RANDOM_ETHADDR=y
  36. CONFIG_SPL_DM=y
  37. CONFIG_CLK_ZYNQMP=y
  38. CONFIG_FPGA_XILINX=y
  39. CONFIG_FPGA_ZYNQMPPL=y
  40. CONFIG_MISC=y
  41. CONFIG_MMC_SDHCI=y
  42. CONFIG_MMC_SDHCI_ZYNQ=y
  43. CONFIG_SPI_FLASH=y
  44. CONFIG_SPI_FLASH_ISSI=y
  45. CONFIG_SPI_FLASH_MACRONIX=y
  46. CONFIG_SPI_FLASH_SPANSION=y
  47. CONFIG_SPI_FLASH_STMICRO=y
  48. CONFIG_SPI_FLASH_WINBOND=y
  49. # CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
  50. CONFIG_PHY_MARVELL=y
  51. CONFIG_ZYNQ_GEM=y
  52. CONFIG_DEBUG_UART_ZYNQ=y
  53. CONFIG_DEBUG_UART_ANNOUNCE=y
  54. CONFIG_ZYNQ_SERIAL=y
  55. CONFIG_SPI=y
  56. CONFIG_ZYNQMP_GQSPI=y
  57. CONFIG_EFI_LOADER_BOUNCE_BUFFER=y