Kconfig 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111
  1. # SPDX-License-Identifier: GPL-2.0
  2. #
  3. # Copyright 2019 Google LLC
  4. #
  5. config INTEL_APOLLOLAKE
  6. bool
  7. select FSP_VERSION2
  8. select HAVE_FSP
  9. select ARCH_MISC_INIT
  10. select USE_CAR
  11. select INTEL_SOC
  12. select INTEL_PMC
  13. select TPL_X86_TSC_TIMER_NATIVE
  14. select SPL_PCH_SUPPORT
  15. select TPL_PCH_SUPPORT
  16. select PCIEX_LENGTH_256MB
  17. select PCH_SUPPORT
  18. select P2SB
  19. select SMP_AP_WORK
  20. select INTEL_GMA_SWSMISCI
  21. select ACPI_GNVS_EXTERNAL
  22. select TPL_OF_PLATDATA_PARENT
  23. imply ENABLE_MRC_CACHE
  24. imply AHCI_PCI
  25. imply SCSI
  26. imply SCSI_AHCI
  27. imply SPI_FLASH
  28. imply USB
  29. imply USB_EHCI_HCD
  30. imply TPL
  31. imply SPL
  32. imply TPL_X86_16BIT_INIT
  33. imply TPL_OF_PLATDATA
  34. imply ACPI_PMC
  35. imply MMC
  36. imply DM_MMC
  37. imply MMC_PCI
  38. imply MMC_SDHCI
  39. imply CMD_MMC
  40. imply VIDEO_FSP
  41. imply PINCTRL_INTEL
  42. imply PINCTRL_INTEL_APL
  43. imply HAVE_VBT
  44. imply HAVE_X86_FIT
  45. imply INTEL_GPIO
  46. imply SMP
  47. imply HAVE_ITSS
  48. imply HAVE_P2SB
  49. imply CLK
  50. imply CMD_CLK
  51. imply CLK_INTEL
  52. imply ACPI_GPE
  53. imply INTEL_GMA_ACPI
  54. if INTEL_APOLLOLAKE
  55. config DCACHE_RAM_BASE
  56. default 0xfef00000
  57. config DCACHE_RAM_SIZE
  58. default 0xc0000
  59. config DCACHE_RAM_MRC_VAR_SIZE
  60. default 0xb0000
  61. config CPU_SPECIFIC_OPTIONS
  62. def_bool y
  63. select SMM_TSEG
  64. select X86_RAMTEST
  65. config SMM_TSEG_SIZE
  66. hex
  67. default 0x800000
  68. config MMCONF_BASE_ADDRESS
  69. hex
  70. default 0xe0000000
  71. config TPL_SIZE_LIMIT
  72. default 0x7800
  73. config CPU_ADDR_BITS
  74. default 39
  75. config APL_SPI_FLASH_BOOT
  76. bool "Support booting with SPI-flash driver instead memory-mapped SPI"
  77. select TPL_SPI_FLASH_SUPPORT
  78. select TPL_SPI_SUPPORT
  79. select TPL_DM_SPI
  80. select TPL_DM_SPI_FLASH
  81. help
  82. This enables SPI and SPI flash in TPL. Without the this only
  83. available boot method is to use memory-mapped SPI. Since this is
  84. actually fast and produces a TPL which is 7KB smaller, memory-mapped
  85. SPI is the default.
  86. config APL_BOOT_FROM_FAST_SPI_FLASH
  87. bool "Boot using SPI flash driver"
  88. select APL_SPI_FLASH_BOOT
  89. help
  90. This option is separate from APL_SPI_FLASH_BOOT since it is useful to
  91. be able to compare booting speed with the same build. Enable this to
  92. use the SPI-flash driver to load SPL, U-Boot and FSP-M. For technical
  93. reasons FSP-S is currently always loaded from memory-mapped SPI. See
  94. Apollo Lake's arch_fsp_init_r() for details about that.
  95. config VBT_ADDR
  96. default 0xff3f1000
  97. endif