imx8mm-venice-u-boot.dtsi 1.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2021 Gateworks Corporation
  4. */
  5. / {
  6. wdt-reboot {
  7. compatible = "wdt-reboot";
  8. wdt = <&wdog1>;
  9. u-boot,dm-spl;
  10. };
  11. };
  12. &{/soc@0} {
  13. u-boot,dm-pre-reloc;
  14. u-boot,dm-spl;
  15. };
  16. &clk {
  17. u-boot,dm-spl;
  18. u-boot,dm-pre-reloc;
  19. /delete-property/ assigned-clocks;
  20. /delete-property/ assigned-clock-parents;
  21. /delete-property/ assigned-clock-rates;
  22. };
  23. &osc_24m {
  24. u-boot,dm-spl;
  25. u-boot,dm-pre-reloc;
  26. };
  27. &aips1 {
  28. u-boot,dm-spl;
  29. u-boot,dm-pre-reloc;
  30. };
  31. &aips2 {
  32. u-boot,dm-spl;
  33. };
  34. &aips3 {
  35. u-boot,dm-spl;
  36. };
  37. &iomuxc {
  38. u-boot,dm-spl;
  39. };
  40. &gpio1 {
  41. u-boot,dm-spl;
  42. };
  43. &gpio2 {
  44. u-boot,dm-spl;
  45. };
  46. &gpio3 {
  47. u-boot,dm-spl;
  48. };
  49. &gpio4 {
  50. u-boot,dm-spl;
  51. };
  52. &gpio5 {
  53. u-boot,dm-spl;
  54. };
  55. &uart2 {
  56. u-boot,dm-spl;
  57. };
  58. &pinctrl_uart2 {
  59. u-boot,dm-spl;
  60. };
  61. &usdhc3 {
  62. u-boot,dm-spl;
  63. };
  64. &pinctrl_usdhc3 {
  65. u-boot,dm-spl;
  66. };
  67. &i2c1 {
  68. u-boot,dm-spl;
  69. };
  70. &pinctrl_i2c1 {
  71. u-boot,dm-spl;
  72. };
  73. &i2c2 {
  74. u-boot,dm-spl;
  75. };
  76. &pinctrl_i2c2 {
  77. u-boot,dm-spl;
  78. };
  79. &wdog1 {
  80. u-boot,dm-spl;
  81. };