ls2080ardb.h 19 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2017, 2019-2020 NXP
  4. * Copyright 2015 Freescale Semiconductor
  5. */
  6. #ifndef __LS2_RDB_H
  7. #define __LS2_RDB_H
  8. #include "ls2080a_common.h"
  9. #ifdef CONFIG_FSL_QSPI
  10. #ifdef CONFIG_TARGET_LS2081ARDB
  11. #define CONFIG_QIXIS_I2C_ACCESS
  12. #endif
  13. #if !CONFIG_IS_ENABLED(DM_I2C)
  14. #define CONFIG_SYS_I2C_EARLY_INIT
  15. #endif
  16. #endif
  17. #define I2C_MUX_CH_VOL_MONITOR 0xa
  18. #define I2C_VOL_MONITOR_ADDR 0x38
  19. #define CONFIG_VOL_MONITOR_IR36021_READ
  20. #define CONFIG_VOL_MONITOR_IR36021_SET
  21. #define CONFIG_VID_FLS_ENV "ls2080ardb_vdd_mv"
  22. #ifndef CONFIG_SPL_BUILD
  23. #define CONFIG_VID
  24. #endif
  25. /* step the IR regulator in 5mV increments */
  26. #define IR_VDD_STEP_DOWN 5
  27. #define IR_VDD_STEP_UP 5
  28. /* The lowest and highest voltage allowed for LS2080ARDB */
  29. #define VDD_MV_MIN 819
  30. #define VDD_MV_MAX 1212
  31. #ifndef __ASSEMBLY__
  32. unsigned long get_board_sys_clk(void);
  33. #endif
  34. #define CONFIG_SYS_CLK_FREQ get_board_sys_clk()
  35. #define CONFIG_DDR_CLK_FREQ 133333333
  36. #define COUNTER_FREQUENCY_REAL (CONFIG_SYS_CLK_FREQ/4)
  37. #define CONFIG_DDR_SPD
  38. #define CONFIG_DDR_ECC
  39. #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
  40. #define CONFIG_MEM_INIT_VALUE 0xdeadbeef
  41. #define SPD_EEPROM_ADDRESS1 0x51
  42. #define SPD_EEPROM_ADDRESS2 0x52
  43. #define SPD_EEPROM_ADDRESS3 0x53
  44. #define SPD_EEPROM_ADDRESS4 0x54
  45. #define SPD_EEPROM_ADDRESS5 0x55
  46. #define SPD_EEPROM_ADDRESS6 0x56 /* dummy address */
  47. #define SPD_EEPROM_ADDRESS SPD_EEPROM_ADDRESS1
  48. #define CONFIG_SYS_SPD_BUS_NUM 0 /* SPD on I2C bus 0 */
  49. #define CONFIG_DIMM_SLOTS_PER_CTLR 2
  50. #define CONFIG_CHIP_SELECTS_PER_CTRL 4
  51. #ifdef CONFIG_SYS_FSL_HAS_DP_DDR
  52. #define CONFIG_DP_DDR_DIMM_SLOTS_PER_CTLR 1
  53. #endif
  54. /* SATA */
  55. #define CONFIG_SCSI_AHCI_PLAT
  56. #define CONFIG_SYS_SATA1 AHCI_BASE_ADDR1
  57. #define CONFIG_SYS_SATA2 AHCI_BASE_ADDR2
  58. #define CONFIG_SYS_SCSI_MAX_SCSI_ID 1
  59. #define CONFIG_SYS_SCSI_MAX_LUN 1
  60. #define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
  61. CONFIG_SYS_SCSI_MAX_LUN)
  62. #if !defined(CONFIG_FSL_QSPI) || defined(CONFIG_TFABOOT)
  63. #define CONFIG_SYS_NOR0_CSPR_EXT (0x0)
  64. #define CONFIG_SYS_NOR_AMASK IFC_AMASK(128*1024*1024)
  65. #define CONFIG_SYS_NOR_AMASK_EARLY IFC_AMASK(64*1024*1024)
  66. #define CONFIG_SYS_NOR0_CSPR \
  67. (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | \
  68. CSPR_PORT_SIZE_16 | \
  69. CSPR_MSEL_NOR | \
  70. CSPR_V)
  71. #define CONFIG_SYS_NOR0_CSPR_EARLY \
  72. (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS_EARLY) | \
  73. CSPR_PORT_SIZE_16 | \
  74. CSPR_MSEL_NOR | \
  75. CSPR_V)
  76. #define CONFIG_SYS_NOR_CSOR CSOR_NOR_ADM_SHIFT(12)
  77. #define CONFIG_SYS_NOR_FTIM0 (FTIM0_NOR_TACSE(0x4) | \
  78. FTIM0_NOR_TEADC(0x5) | \
  79. FTIM0_NOR_TEAHC(0x5))
  80. #define CONFIG_SYS_NOR_FTIM1 (FTIM1_NOR_TACO(0x35) | \
  81. FTIM1_NOR_TRAD_NOR(0x1a) |\
  82. FTIM1_NOR_TSEQRAD_NOR(0x13))
  83. #define CONFIG_SYS_NOR_FTIM2 (FTIM2_NOR_TCS(0x4) | \
  84. FTIM2_NOR_TCH(0x4) | \
  85. FTIM2_NOR_TWPH(0x0E) | \
  86. FTIM2_NOR_TWP(0x1c))
  87. #define CONFIG_SYS_NOR_FTIM3 0x04000000
  88. #define CONFIG_SYS_IFC_CCR 0x01000000
  89. #ifdef CONFIG_MTD_NOR_FLASH
  90. #define CONFIG_SYS_FLASH_QUIET_TEST
  91. #define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */
  92. #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
  93. #define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */
  94. #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
  95. #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
  96. #define CONFIG_SYS_FLASH_EMPTY_INFO
  97. #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE,\
  98. CONFIG_SYS_FLASH_BASE + 0x40000000}
  99. #endif
  100. #define CONFIG_NAND_FSL_IFC
  101. #define CONFIG_SYS_NAND_MAX_ECCPOS 256
  102. #define CONFIG_SYS_NAND_MAX_OOBFREE 2
  103. #define CONFIG_SYS_NAND_CSPR_EXT (0x0)
  104. #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \
  105. | CSPR_PORT_SIZE_8 /* Port Size = 8 bit */ \
  106. | CSPR_MSEL_NAND /* MSEL = NAND */ \
  107. | CSPR_V)
  108. #define CONFIG_SYS_NAND_AMASK IFC_AMASK(64 * 1024)
  109. #define CONFIG_SYS_NAND_CSOR (CSOR_NAND_ECC_ENC_EN /* ECC on encode */ \
  110. | CSOR_NAND_ECC_DEC_EN /* ECC on decode */ \
  111. | CSOR_NAND_ECC_MODE_4 /* 4-bit ECC */ \
  112. | CSOR_NAND_RAL_3 /* RAL = 3Byes */ \
  113. | CSOR_NAND_PGS_4K /* Page Size = 4K */ \
  114. | CSOR_NAND_SPRZ_224 /* Spare size = 224 */ \
  115. | CSOR_NAND_PB(128)) /* Pages Per Block 128*/
  116. #define CONFIG_SYS_NAND_ONFI_DETECTION
  117. /* ONFI NAND Flash mode0 Timing Params */
  118. #define CONFIG_SYS_NAND_FTIM0 (FTIM0_NAND_TCCST(0x0e) | \
  119. FTIM0_NAND_TWP(0x30) | \
  120. FTIM0_NAND_TWCHT(0x0e) | \
  121. FTIM0_NAND_TWH(0x14))
  122. #define CONFIG_SYS_NAND_FTIM1 (FTIM1_NAND_TADLE(0x64) | \
  123. FTIM1_NAND_TWBE(0xab) | \
  124. FTIM1_NAND_TRR(0x1c) | \
  125. FTIM1_NAND_TRP(0x30))
  126. #define CONFIG_SYS_NAND_FTIM2 (FTIM2_NAND_TRAD(0x1e) | \
  127. FTIM2_NAND_TREH(0x14) | \
  128. FTIM2_NAND_TWHRE(0x3c))
  129. #define CONFIG_SYS_NAND_FTIM3 0x0
  130. #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE }
  131. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  132. #define CONFIG_MTD_NAND_VERIFY_WRITE
  133. #define CONFIG_SYS_NAND_BLOCK_SIZE (512 * 1024)
  134. #define CONFIG_FSL_QIXIS /* use common QIXIS code */
  135. #define QIXIS_LBMAP_SWITCH 0x06
  136. #define QIXIS_LBMAP_MASK 0x0f
  137. #define QIXIS_LBMAP_SHIFT 0
  138. #define QIXIS_LBMAP_DFLTBANK 0x00
  139. #define QIXIS_LBMAP_ALTBANK 0x04
  140. #define QIXIS_LBMAP_NAND 0x09
  141. #define QIXIS_RST_CTL_RESET 0x31
  142. #define QIXIS_RST_CTL_RESET_EN 0x30
  143. #define QIXIS_RCFG_CTL_RECONFIG_IDLE 0x20
  144. #define QIXIS_RCFG_CTL_RECONFIG_START 0x21
  145. #define QIXIS_RCFG_CTL_WATCHDOG_ENBLE 0x08
  146. #define QIXIS_RCW_SRC_NAND 0x119
  147. #define QIXIS_RST_FORCE_MEM 0x01
  148. #define CONFIG_SYS_CSPR3_EXT (0x0)
  149. #define CONFIG_SYS_CSPR3 (CSPR_PHYS_ADDR(QIXIS_BASE_PHYS_EARLY) \
  150. | CSPR_PORT_SIZE_8 \
  151. | CSPR_MSEL_GPCM \
  152. | CSPR_V)
  153. #define CONFIG_SYS_CSPR3_FINAL (CSPR_PHYS_ADDR(QIXIS_BASE_PHYS) \
  154. | CSPR_PORT_SIZE_8 \
  155. | CSPR_MSEL_GPCM \
  156. | CSPR_V)
  157. #define CONFIG_SYS_AMASK3 IFC_AMASK(64*1024)
  158. #define CONFIG_SYS_CSOR3 CSOR_GPCM_ADM_SHIFT(12)
  159. /* QIXIS Timing parameters for IFC CS3 */
  160. #define CONFIG_SYS_CS3_FTIM0 (FTIM0_GPCM_TACSE(0x0e) | \
  161. FTIM0_GPCM_TEADC(0x0e) | \
  162. FTIM0_GPCM_TEAHC(0x0e))
  163. #define CONFIG_SYS_CS3_FTIM1 (FTIM1_GPCM_TACO(0xff) | \
  164. FTIM1_GPCM_TRAD(0x3f))
  165. #define CONFIG_SYS_CS3_FTIM2 (FTIM2_GPCM_TCS(0xf) | \
  166. FTIM2_GPCM_TCH(0xf) | \
  167. FTIM2_GPCM_TWP(0x3E))
  168. #define CONFIG_SYS_CS3_FTIM3 0x0
  169. #if defined(CONFIG_SPL) && defined(CONFIG_MTD_RAW_NAND)
  170. #define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NOR0_CSPR_EXT
  171. #define CONFIG_SYS_CSPR2 CONFIG_SYS_NOR0_CSPR_EARLY
  172. #define CONFIG_SYS_CSPR2_FINAL CONFIG_SYS_NOR0_CSPR
  173. #define CONFIG_SYS_AMASK2 CONFIG_SYS_NOR_AMASK
  174. #define CONFIG_SYS_CSOR2 CONFIG_SYS_NOR_CSOR
  175. #define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NOR_FTIM0
  176. #define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NOR_FTIM1
  177. #define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NOR_FTIM2
  178. #define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NOR_FTIM3
  179. #define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NAND_CSPR_EXT
  180. #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
  181. #define CONFIG_SYS_AMASK0 CONFIG_SYS_NAND_AMASK
  182. #define CONFIG_SYS_CSOR0 CONFIG_SYS_NAND_CSOR
  183. #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NAND_FTIM0
  184. #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NAND_FTIM1
  185. #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NAND_FTIM2
  186. #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NAND_FTIM3
  187. #define CONFIG_SPL_PAD_TO 0x80000
  188. #define CONFIG_SYS_NAND_U_BOOT_OFFS (1024 * 1024)
  189. #define CONFIG_SYS_NAND_U_BOOT_SIZE (512 * 1024)
  190. #else
  191. #define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NOR0_CSPR_EXT
  192. #define CONFIG_SYS_CSPR0 CONFIG_SYS_NOR0_CSPR_EARLY
  193. #define CONFIG_SYS_CSPR0_FINAL CONFIG_SYS_NOR0_CSPR
  194. #define CONFIG_SYS_AMASK0 CONFIG_SYS_NOR_AMASK
  195. #define CONFIG_SYS_CSOR0 CONFIG_SYS_NOR_CSOR
  196. #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NOR_FTIM0
  197. #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NOR_FTIM1
  198. #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NOR_FTIM2
  199. #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NOR_FTIM3
  200. #define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NAND_CSPR_EXT
  201. #define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
  202. #define CONFIG_SYS_AMASK2 CONFIG_SYS_NAND_AMASK
  203. #define CONFIG_SYS_CSOR2 CONFIG_SYS_NAND_CSOR
  204. #define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NAND_FTIM0
  205. #define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NAND_FTIM1
  206. #define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NAND_FTIM2
  207. #define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NAND_FTIM3
  208. #endif
  209. /* Debug Server firmware */
  210. #define CONFIG_SYS_DEBUG_SERVER_FW_IN_NOR
  211. #define CONFIG_SYS_DEBUG_SERVER_FW_ADDR 0x580D00000ULL
  212. #endif
  213. #define CONFIG_SYS_LS_MC_BOOT_TIMEOUT_MS 5000
  214. #ifdef CONFIG_TARGET_LS2081ARDB
  215. #define CONFIG_FSL_QIXIS /* use common QIXIS code */
  216. #define QIXIS_QMAP_MASK 0x07
  217. #define QIXIS_QMAP_SHIFT 5
  218. #define QIXIS_LBMAP_DFLTBANK 0x00
  219. #define QIXIS_LBMAP_QSPI 0x00
  220. #define QIXIS_RCW_SRC_QSPI 0x62
  221. #define QIXIS_LBMAP_ALTBANK 0x20
  222. #define QIXIS_RST_CTL_RESET 0x31
  223. #define QIXIS_RCFG_CTL_RECONFIG_IDLE 0x20
  224. #define QIXIS_RCFG_CTL_RECONFIG_START 0x21
  225. #define QIXIS_RCFG_CTL_WATCHDOG_ENBLE 0x08
  226. #define QIXIS_LBMAP_MASK 0x0f
  227. #define QIXIS_RST_CTL_RESET_EN 0x30
  228. #endif
  229. /*
  230. * I2C
  231. */
  232. #ifdef CONFIG_TARGET_LS2081ARDB
  233. #define CONFIG_SYS_I2C_FPGA_ADDR 0x66
  234. #endif
  235. #define I2C_MUX_PCA_ADDR 0x75
  236. #define I2C_MUX_PCA_ADDR_PRI 0x75 /* Primary Mux*/
  237. /* I2C bus multiplexer */
  238. #define I2C_MUX_CH_DEFAULT 0x8
  239. /* SPI */
  240. #if defined(CONFIG_FSL_DSPI)
  241. #define CONFIG_SPI_FLASH_STMICRO
  242. #endif
  243. /*
  244. * RTC configuration
  245. */
  246. #define RTC
  247. #ifdef CONFIG_TARGET_LS2081ARDB
  248. #define CONFIG_SYS_I2C_RTC_ADDR 0x51
  249. #else
  250. #define CONFIG_RTC_DS3231 1
  251. #define CONFIG_SYS_I2C_RTC_ADDR 0x68
  252. #endif
  253. /* EEPROM */
  254. #define CONFIG_ID_EEPROM
  255. #define CONFIG_SYS_I2C_EEPROM_NXID
  256. #define CONFIG_SYS_EEPROM_BUS_NUM 0
  257. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
  258. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
  259. #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
  260. #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5
  261. #define CONFIG_FSL_MEMAC
  262. #ifdef CONFIG_PCI
  263. #define CONFIG_PCI_SCAN_SHOW
  264. #endif
  265. /* MMC */
  266. #ifdef CONFIG_MMC
  267. #define CONFIG_SYS_FSL_MMC_HAS_CAPBLT_VS33
  268. #endif
  269. #define BOOT_TARGET_DEVICES(func) \
  270. func(USB, usb, 0) \
  271. func(MMC, mmc, 0) \
  272. func(SCSI, scsi, 0) \
  273. func(DHCP, dhcp, na)
  274. #include <config_distro_bootcmd.h>
  275. #ifdef CONFIG_TFABOOT
  276. #define QSPI_MC_INIT_CMD \
  277. "sf probe 0:0; " \
  278. "sf read 0x80640000 0x640000 0x80000; " \
  279. "env exists secureboot && " \
  280. "esbc_validate 0x80640000 && " \
  281. "esbc_validate 0x80680000; " \
  282. "sf read 0x80a00000 0xa00000 0x300000; " \
  283. "sf read 0x80e00000 0xe00000 0x100000; " \
  284. "fsl_mc start mc 0x80a00000 0x80e00000 \0"
  285. #define SD_MC_INIT_CMD \
  286. "mmcinfo;mmc read 0x80a00000 0x5000 0x1200;" \
  287. "mmc read 0x80e00000 0x7000 0x800;" \
  288. "env exists secureboot && " \
  289. "mmc read 0x80640000 0x3200 0x20 && " \
  290. "mmc read 0x80680000 0x3400 0x20 && " \
  291. "esbc_validate 0x80640000 && " \
  292. "esbc_validate 0x80680000 ;" \
  293. "fsl_mc start mc 0x80a00000 0x80e00000\0"
  294. #define IFC_MC_INIT_CMD \
  295. "env exists secureboot && " \
  296. "esbc_validate 0x580640000 && " \
  297. "esbc_validate 0x580680000; " \
  298. "fsl_mc start mc 0x580a00000 0x580e00000 \0"
  299. #else
  300. #ifdef CONFIG_QSPI_BOOT
  301. #define MC_INIT_CMD \
  302. "mcinitcmd=sf probe 0:0; " \
  303. "sf read 0x80640000 0x640000 0x80000; " \
  304. "env exists secureboot && " \
  305. "esbc_validate 0x80640000 && " \
  306. "esbc_validate 0x80680000; " \
  307. "sf read 0x80a00000 0xa00000 0x300000; " \
  308. "sf read 0x80e00000 0xe00000 0x100000; " \
  309. "fsl_mc start mc 0x80a00000 0x80e00000 \0"
  310. #elif defined(CONFIG_SD_BOOT)
  311. #define MC_INIT_CMD \
  312. "mcinitcmd=mmcinfo;mmc read 0x80000000 0x5000 0x800;" \
  313. "mmc read 0x80100000 0x7000 0x800;" \
  314. "env exists secureboot && " \
  315. "mmc read 0x80640000 0x3200 0x20 && " \
  316. "mmc read 0x80680000 0x3400 0x20 && " \
  317. "esbc_validate 0x80640000 && " \
  318. "esbc_validate 0x80680000 ;" \
  319. "fsl_mc start mc 0x80000000 0x80100000\0" \
  320. "mcmemsize=0x70000000\0"
  321. #else
  322. #define MC_INIT_CMD \
  323. "mcinitcmd=env exists secureboot && " \
  324. "esbc_validate 0x580640000 && " \
  325. "esbc_validate 0x580680000; " \
  326. "fsl_mc start mc 0x580a00000 0x580e00000 \0"
  327. #endif
  328. #endif
  329. /* Initial environment variables */
  330. #undef CONFIG_EXTRA_ENV_SETTINGS
  331. #ifdef CONFIG_TFABOOT
  332. #define CONFIG_EXTRA_ENV_SETTINGS \
  333. "hwconfig=fsl_ddr:bank_intlv=auto\0" \
  334. "ramdisk_addr=0x800000\0" \
  335. "ramdisk_size=0x2000000\0" \
  336. "fdt_high=0xa0000000\0" \
  337. "initrd_high=0xffffffffffffffff\0" \
  338. "fdt_addr=0x64f00000\0" \
  339. "kernel_addr=0x581000000\0" \
  340. "kernel_start=0x1000000\0" \
  341. "kernelheader_start=0x800000\0" \
  342. "scriptaddr=0x80000000\0" \
  343. "scripthdraddr=0x80080000\0" \
  344. "fdtheader_addr_r=0x80100000\0" \
  345. "kernelheader_addr_r=0x80200000\0" \
  346. "kernelheader_addr=0x580600000\0" \
  347. "kernel_addr_r=0x81000000\0" \
  348. "kernelheader_size=0x40000\0" \
  349. "fdt_addr_r=0x90000000\0" \
  350. "load_addr=0xa0000000\0" \
  351. "kernel_size=0x2800000\0" \
  352. "kernel_addr_sd=0x8000\0" \
  353. "kernel_size_sd=0x14000\0" \
  354. "console=ttyAMA0,38400n8\0" \
  355. "mcmemsize=0x70000000\0" \
  356. "sd_bootcmd=echo Trying load from SD ..;" \
  357. "mmcinfo; mmc read $load_addr " \
  358. "$kernel_addr_sd $kernel_size_sd && " \
  359. "bootm $load_addr#$board\0" \
  360. QSPI_MC_INIT_CMD \
  361. BOOTENV \
  362. "boot_scripts=ls2088ardb_boot.scr\0" \
  363. "boot_script_hdr=hdr_ls2088ardb_bs.out\0" \
  364. "scan_dev_for_boot_part=" \
  365. "part list ${devtype} ${devnum} devplist; " \
  366. "env exists devplist || setenv devplist 1; " \
  367. "for distro_bootpart in ${devplist}; do " \
  368. "if fstype ${devtype} " \
  369. "${devnum}:${distro_bootpart} " \
  370. "bootfstype; then " \
  371. "run scan_dev_for_boot; " \
  372. "fi; " \
  373. "done\0" \
  374. "boot_a_script=" \
  375. "load ${devtype} ${devnum}:${distro_bootpart} " \
  376. "${scriptaddr} ${prefix}${script}; " \
  377. "env exists secureboot && load ${devtype} " \
  378. "${devnum}:${distro_bootpart} " \
  379. "${scripthdraddr} ${prefix}${boot_script_hdr} " \
  380. "&& esbc_validate ${scripthdraddr};" \
  381. "source ${scriptaddr}\0" \
  382. "qspi_bootcmd=echo Trying load from qspi..;" \
  383. "sf probe && sf read $load_addr " \
  384. "$kernel_start $kernel_size ; env exists secureboot &&" \
  385. "sf read $kernelheader_addr_r $kernelheader_start " \
  386. "$kernelheader_size && esbc_validate ${kernelheader_addr_r}; "\
  387. " bootm $load_addr#$board\0" \
  388. "nor_bootcmd=echo Trying load from nor..;" \
  389. "cp.b $kernel_addr $load_addr " \
  390. "$kernel_size ; env exists secureboot && " \
  391. "cp.b $kernelheader_addr $kernelheader_addr_r " \
  392. "$kernelheader_size && esbc_validate ${kernelheader_addr_r}; "\
  393. "bootm $load_addr#$board\0"
  394. #else
  395. #define CONFIG_EXTRA_ENV_SETTINGS \
  396. "hwconfig=fsl_ddr:bank_intlv=auto\0" \
  397. "ramdisk_addr=0x800000\0" \
  398. "ramdisk_size=0x2000000\0" \
  399. "fdt_high=0xa0000000\0" \
  400. "initrd_high=0xffffffffffffffff\0" \
  401. "fdt_addr=0x64f00000\0" \
  402. "kernel_addr=0x581000000\0" \
  403. "kernel_start=0x1000000\0" \
  404. "kernelheader_start=0x600000\0" \
  405. "scriptaddr=0x80000000\0" \
  406. "scripthdraddr=0x80080000\0" \
  407. "fdtheader_addr_r=0x80100000\0" \
  408. "kernelheader_addr_r=0x80200000\0" \
  409. "kernelheader_addr=0x580600000\0" \
  410. "kernel_addr_r=0x81000000\0" \
  411. "kernelheader_size=0x40000\0" \
  412. "fdt_addr_r=0x90000000\0" \
  413. "load_addr=0xa0000000\0" \
  414. "kernel_size=0x2800000\0" \
  415. "kernel_addr_sd=0x8000\0" \
  416. "kernel_size_sd=0x14000\0" \
  417. "console=ttyAMA0,38400n8\0" \
  418. "mcmemsize=0x70000000\0" \
  419. "sd_bootcmd=echo Trying load from SD ..;" \
  420. "mmcinfo; mmc read $load_addr " \
  421. "$kernel_addr_sd $kernel_size_sd && " \
  422. "bootm $load_addr#$board\0" \
  423. MC_INIT_CMD \
  424. BOOTENV \
  425. "boot_scripts=ls2088ardb_boot.scr\0" \
  426. "boot_script_hdr=hdr_ls2088ardb_bs.out\0" \
  427. "scan_dev_for_boot_part=" \
  428. "part list ${devtype} ${devnum} devplist; " \
  429. "env exists devplist || setenv devplist 1; " \
  430. "for distro_bootpart in ${devplist}; do " \
  431. "if fstype ${devtype} " \
  432. "${devnum}:${distro_bootpart} " \
  433. "bootfstype; then " \
  434. "run scan_dev_for_boot; " \
  435. "fi; " \
  436. "done\0" \
  437. "boot_a_script=" \
  438. "load ${devtype} ${devnum}:${distro_bootpart} " \
  439. "${scriptaddr} ${prefix}${script}; " \
  440. "env exists secureboot && load ${devtype} " \
  441. "${devnum}:${distro_bootpart} " \
  442. "${scripthdraddr} ${prefix}${boot_script_hdr}; " \
  443. "env exists secureboot " \
  444. "&& esbc_validate ${scripthdraddr};" \
  445. "source ${scriptaddr}\0" \
  446. "qspi_bootcmd=echo Trying load from qspi..;" \
  447. "sf probe && sf read $load_addr " \
  448. "$kernel_start $kernel_size ; env exists secureboot &&" \
  449. "sf read $kernelheader_addr_r $kernelheader_start " \
  450. "$kernelheader_size && esbc_validate ${kernelheader_addr_r}; "\
  451. " bootm $load_addr#$board\0" \
  452. "nor_bootcmd=echo Trying load from nor..;" \
  453. "cp.b $kernel_addr $load_addr " \
  454. "$kernel_size ; env exists secureboot && " \
  455. "cp.b $kernelheader_addr $kernelheader_addr_r " \
  456. "$kernelheader_size && esbc_validate ${kernelheader_addr_r}; "\
  457. "bootm $load_addr#$board\0"
  458. #endif
  459. #ifdef CONFIG_TFABOOT
  460. #define QSPI_NOR_BOOTCOMMAND \
  461. "sf probe 0:0; " \
  462. "sf read 0x806c0000 0x6c0000 0x40000; " \
  463. "env exists mcinitcmd && env exists secureboot "\
  464. "&& esbc_validate 0x806c0000; " \
  465. "sf read 0x80d00000 0xd00000 0x100000; " \
  466. "env exists mcinitcmd && " \
  467. "fsl_mc lazyapply dpl 0x80d00000; " \
  468. "run distro_bootcmd;run qspi_bootcmd; " \
  469. "env exists secureboot && esbc_halt;"
  470. /* Try to boot an on-SD kernel first, then do normal distro boot */
  471. #define SD_BOOTCOMMAND \
  472. "env exists mcinitcmd && env exists secureboot "\
  473. "&& mmcinfo && mmc read $load_addr 0x3600 0x800 " \
  474. "&& esbc_validate $load_addr; " \
  475. "env exists mcinitcmd && run mcinitcmd " \
  476. "&& mmc read 0x80d00000 0x6800 0x800 " \
  477. "&& fsl_mc lazyapply dpl 0x80d00000; " \
  478. "run distro_bootcmd;run sd_bootcmd; " \
  479. "env exists secureboot && esbc_halt;"
  480. /* Try to boot an on-NOR kernel first, then do normal distro boot */
  481. #define IFC_NOR_BOOTCOMMAND \
  482. "env exists mcinitcmd && env exists secureboot "\
  483. "&& esbc_validate 0x5806C0000; env exists mcinitcmd "\
  484. "&& fsl_mc lazyapply dpl 0x580d00000;" \
  485. "run distro_bootcmd;run nor_bootcmd; " \
  486. "env exists secureboot && esbc_halt;"
  487. #else
  488. #undef CONFIG_BOOTCOMMAND
  489. #ifdef CONFIG_QSPI_BOOT
  490. /* Try to boot an on-QSPI kernel first, then do normal distro boot */
  491. #define CONFIG_BOOTCOMMAND \
  492. "sf probe 0:0; " \
  493. "sf read 0x806c0000 0x6c0000 0x40000; " \
  494. "env exists mcinitcmd && env exists secureboot "\
  495. "&& esbc_validate 0x806C0000; " \
  496. "sf read 0x80d00000 0xd00000 0x100000; " \
  497. "env exists mcinitcmd && " \
  498. "fsl_mc lazyapply dpl 0x80d00000; " \
  499. "run distro_bootcmd;run qspi_bootcmd; " \
  500. "env exists secureboot && esbc_halt;"
  501. #elif defined(CONFIG_SD_BOOT)
  502. /* Try to boot an on-SD kernel first, then do normal distro boot */
  503. #define CONFIG_BOOTCOMMAND \
  504. "env exists mcinitcmd && env exists secureboot "\
  505. "&& mmcinfo && mmc read $load_addr 0x3600 0x800 " \
  506. "&& esbc_validate $load_addr; " \
  507. "env exists mcinitcmd && run mcinitcmd " \
  508. "&& mmc read 0x88000000 0x6800 0x800 " \
  509. "&& fsl_mc lazyapply dpl 0x88000000; " \
  510. "run distro_bootcmd;run sd_bootcmd; " \
  511. "env exists secureboot && esbc_halt;"
  512. #else
  513. /* Try to boot an on-NOR kernel first, then do normal distro boot */
  514. #define CONFIG_BOOTCOMMAND \
  515. "env exists mcinitcmd && env exists secureboot "\
  516. "&& esbc_validate 0x5806C0000; env exists mcinitcmd "\
  517. "&& fsl_mc lazyapply dpl 0x580d00000;" \
  518. "run distro_bootcmd;run nor_bootcmd; " \
  519. "env exists secureboot && esbc_halt;"
  520. #endif
  521. #endif
  522. /* MAC/PHY configuration */
  523. #ifdef CONFIG_FSL_MC_ENET
  524. #ifdef CONFIG_QSPI_BOOT
  525. #define CONFIG_CORTINA_FW_ADDR 0x20980000
  526. #else
  527. #define CONFIG_CORTINA_FW_ADDR 0x580980000
  528. #endif
  529. #define CONFIG_CORTINA_FW_LENGTH 0x40000
  530. #define CORTINA_PHY_ADDR1 0x10
  531. #define CORTINA_PHY_ADDR2 0x11
  532. #define CORTINA_PHY_ADDR3 0x12
  533. #define CORTINA_PHY_ADDR4 0x13
  534. #define AQ_PHY_ADDR1 0x00
  535. #define AQ_PHY_ADDR2 0x01
  536. #define AQ_PHY_ADDR3 0x02
  537. #define AQ_PHY_ADDR4 0x03
  538. #define AQR405_IRQ_MASK 0x36
  539. #define CONFIG_ETHPRIME "DPMAC1@xgmii"
  540. #endif
  541. #include <asm/fsl_secure_boot.h>
  542. #endif /* __LS2_RDB_H */