ls1088aqds.h 20 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2017, 2020 NXP
  4. */
  5. #ifndef __LS1088A_QDS_H
  6. #define __LS1088A_QDS_H
  7. #include "ls1088a_common.h"
  8. #ifndef __ASSEMBLY__
  9. unsigned long get_board_sys_clk(void);
  10. unsigned long get_board_ddr_clk(void);
  11. #endif
  12. #ifdef CONFIG_TFABOOT
  13. #define CONFIG_MISC_INIT_R
  14. #endif
  15. #if defined(CONFIG_QSPI_BOOT) || defined(CONFIG_SD_BOOT_QSPI)
  16. #define CONFIG_QIXIS_I2C_ACCESS
  17. #define SYS_NO_FLASH
  18. #define CONFIG_SYS_CLK_FREQ 100000000
  19. #define CONFIG_DDR_CLK_FREQ 100000000
  20. #else
  21. #define CONFIG_QIXIS_I2C_ACCESS
  22. #if !CONFIG_IS_ENABLED(DM_I2C)
  23. #define CONFIG_SYS_I2C_EARLY_INIT
  24. #endif
  25. #define CONFIG_SYS_CLK_FREQ get_board_sys_clk()
  26. #define CONFIG_DDR_CLK_FREQ get_board_ddr_clk()
  27. #endif
  28. #define COUNTER_FREQUENCY_REAL (CONFIG_SYS_CLK_FREQ/4)
  29. #define COUNTER_FREQUENCY 25000000 /* 25MHz */
  30. #define CONFIG_DIMM_SLOTS_PER_CTLR 1
  31. #define CONFIG_DDR_SPD
  32. #define CONFIG_DDR_ECC
  33. #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
  34. #define CONFIG_MEM_INIT_VALUE 0xdeadbeef
  35. #define SPD_EEPROM_ADDRESS 0x51
  36. #define CONFIG_SYS_SPD_BUS_NUM 0
  37. /*
  38. * IFC Definitions
  39. */
  40. #if !defined(CONFIG_QSPI_BOOT) && !defined(CONFIG_SD_BOOT_QSPI)
  41. #define CONFIG_SYS_NOR0_CSPR_EXT (0x0)
  42. #define CONFIG_SYS_NOR_AMASK IFC_AMASK(128*1024*1024)
  43. #define CONFIG_SYS_NOR_AMASK_EARLY IFC_AMASK(64*1024*1024)
  44. #define CONFIG_SYS_NOR0_CSPR \
  45. (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | \
  46. CSPR_PORT_SIZE_16 | \
  47. CSPR_MSEL_NOR | \
  48. CSPR_V)
  49. #define CONFIG_SYS_NOR0_CSPR_EARLY \
  50. (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS_EARLY) | \
  51. CSPR_PORT_SIZE_16 | \
  52. CSPR_MSEL_NOR | \
  53. CSPR_V)
  54. #define CONFIG_SYS_NOR1_CSPR \
  55. (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH1_BASE_PHYS) | \
  56. CSPR_PORT_SIZE_16 | \
  57. CSPR_MSEL_NOR | \
  58. CSPR_V)
  59. #define CONFIG_SYS_NOR1_CSPR_EARLY \
  60. (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH1_BASE_PHYS_EARLY) | \
  61. CSPR_PORT_SIZE_16 | \
  62. CSPR_MSEL_NOR | \
  63. CSPR_V)
  64. #define CONFIG_SYS_NOR_CSOR CSOR_NOR_ADM_SHIFT(12)
  65. #define CONFIG_SYS_NOR_FTIM0 (FTIM0_NOR_TACSE(0x4) | \
  66. FTIM0_NOR_TEADC(0x5) | \
  67. FTIM0_NOR_TAVDS(0x6) | \
  68. FTIM0_NOR_TEAHC(0x5))
  69. #define CONFIG_SYS_NOR_FTIM1 (FTIM1_NOR_TACO(0x35) | \
  70. FTIM1_NOR_TRAD_NOR(0x1a) | \
  71. FTIM1_NOR_TSEQRAD_NOR(0x13))
  72. #define CONFIG_SYS_NOR_FTIM2 (FTIM2_NOR_TCS(0x8) | \
  73. FTIM2_NOR_TCH(0x8) | \
  74. FTIM2_NOR_TWPH(0xe) | \
  75. FTIM2_NOR_TWP(0x1c))
  76. #define CONFIG_SYS_NOR_FTIM3 0x04000000
  77. #define CONFIG_SYS_IFC_CCR 0x01000000
  78. #ifndef SYS_NO_FLASH
  79. #define CONFIG_SYS_FLASH_QUIET_TEST
  80. #define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */
  81. #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */
  82. #define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */
  83. #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
  84. #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
  85. #define CONFIG_SYS_FLASH_EMPTY_INFO
  86. #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE,\
  87. CONFIG_SYS_FLASH_BASE + 0x40000000}
  88. #endif
  89. #endif
  90. #define CONFIG_NAND_FSL_IFC
  91. #define CONFIG_SYS_NAND_MAX_ECCPOS 256
  92. #define CONFIG_SYS_NAND_MAX_OOBFREE 2
  93. #define CONFIG_SYS_NAND_CSPR_EXT (0x0)
  94. #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \
  95. | CSPR_PORT_SIZE_8 /* Port Size = 8 bit */ \
  96. | CSPR_MSEL_NAND /* MSEL = NAND */ \
  97. | CSPR_V)
  98. #define CONFIG_SYS_NAND_AMASK IFC_AMASK(64 * 1024)
  99. #define CONFIG_SYS_NAND_CSOR (CSOR_NAND_ECC_ENC_EN /* ECC on encode */ \
  100. | CSOR_NAND_ECC_DEC_EN /* ECC on decode */ \
  101. | CSOR_NAND_ECC_MODE_4 /* 4-bit ECC */ \
  102. | CSOR_NAND_RAL_3 /* RAL = 3Byes */ \
  103. | CSOR_NAND_PGS_2K /* Page Size = 2K */ \
  104. | CSOR_NAND_SPRZ_64/* Spare size = 64 */ \
  105. | CSOR_NAND_PB(64)) /*Pages Per Block = 64*/
  106. #define CONFIG_SYS_NAND_ONFI_DETECTION
  107. /* ONFI NAND Flash mode0 Timing Params */
  108. #define CONFIG_SYS_NAND_FTIM0 (FTIM0_NAND_TCCST(0x07) | \
  109. FTIM0_NAND_TWP(0x18) | \
  110. FTIM0_NAND_TWCHT(0x07) | \
  111. FTIM0_NAND_TWH(0x0a))
  112. #define CONFIG_SYS_NAND_FTIM1 (FTIM1_NAND_TADLE(0x32) | \
  113. FTIM1_NAND_TWBE(0x39) | \
  114. FTIM1_NAND_TRR(0x0e) | \
  115. FTIM1_NAND_TRP(0x18))
  116. #define CONFIG_SYS_NAND_FTIM2 (FTIM2_NAND_TRAD(0x0f) | \
  117. FTIM2_NAND_TREH(0x0a) | \
  118. FTIM2_NAND_TWHRE(0x1e))
  119. #define CONFIG_SYS_NAND_FTIM3 0x0
  120. #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE }
  121. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  122. #define CONFIG_MTD_NAND_VERIFY_WRITE
  123. #define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024)
  124. #define CONFIG_FSL_QIXIS
  125. #define CONFIG_SYS_I2C_FPGA_ADDR 0x66
  126. #define QIXIS_LBMAP_SWITCH 6
  127. #define QIXIS_QMAP_MASK 0xe0
  128. #define QIXIS_QMAP_SHIFT 5
  129. #define QIXIS_LBMAP_MASK 0x0f
  130. #define QIXIS_LBMAP_SHIFT 0
  131. #define QIXIS_LBMAP_DFLTBANK 0x0e
  132. #define QIXIS_LBMAP_ALTBANK 0x2e
  133. #define QIXIS_LBMAP_SD 0x00
  134. #define QIXIS_LBMAP_EMMC 0x00
  135. #define QIXIS_LBMAP_IFC 0x00
  136. #define QIXIS_LBMAP_SD_QSPI 0x0e
  137. #define QIXIS_LBMAP_QSPI 0x0e
  138. #define QIXIS_RCW_SRC_IFC 0x25
  139. #define QIXIS_RCW_SRC_SD 0x40
  140. #define QIXIS_RCW_SRC_EMMC 0x41
  141. #define QIXIS_RCW_SRC_QSPI 0x62
  142. #define QIXIS_RST_CTL_RESET 0x41
  143. #define QIXIS_RCFG_CTL_RECONFIG_IDLE 0x20
  144. #define QIXIS_RCFG_CTL_RECONFIG_START 0x21
  145. #define QIXIS_RCFG_CTL_WATCHDOG_ENBLE 0x08
  146. #define QIXIS_RST_FORCE_MEM 0x01
  147. #define QIXIS_STAT_PRES1 0xb
  148. #define QIXIS_SDID_MASK 0x07
  149. #define QIXIS_ESDHC_NO_ADAPTER 0x7
  150. #define CONFIG_SYS_FPGA_CSPR_EXT (0x0)
  151. #define CONFIG_SYS_FPGA_CSPR (CSPR_PHYS_ADDR(QIXIS_BASE_PHYS_EARLY) \
  152. | CSPR_PORT_SIZE_8 \
  153. | CSPR_MSEL_GPCM \
  154. | CSPR_V)
  155. #define SYS_FPGA_CSPR_FINAL (CSPR_PHYS_ADDR(QIXIS_BASE_PHYS) \
  156. | CSPR_PORT_SIZE_8 \
  157. | CSPR_MSEL_GPCM \
  158. | CSPR_V)
  159. #define SYS_FPGA_AMASK IFC_AMASK(64 * 1024)
  160. #if defined(CONFIG_QSPI_BOOT) || defined(CONFIG_SD_BOOT_QSPI)
  161. #define CONFIG_SYS_FPGA_CSOR CSOR_GPCM_ADM_SHIFT(0)
  162. #else
  163. #define CONFIG_SYS_FPGA_CSOR CSOR_GPCM_ADM_SHIFT(12)
  164. #endif
  165. /* QIXIS Timing parameters*/
  166. #define SYS_FPGA_CS_FTIM0 (FTIM0_GPCM_TACSE(0x0e) | \
  167. FTIM0_GPCM_TEADC(0x0e) | \
  168. FTIM0_GPCM_TEAHC(0x0e))
  169. #define SYS_FPGA_CS_FTIM1 (FTIM1_GPCM_TACO(0xff) | \
  170. FTIM1_GPCM_TRAD(0x3f))
  171. #define SYS_FPGA_CS_FTIM2 (FTIM2_GPCM_TCS(0xf) | \
  172. FTIM2_GPCM_TCH(0xf) | \
  173. FTIM2_GPCM_TWP(0x3E))
  174. #define SYS_FPGA_CS_FTIM3 0x0
  175. #ifdef CONFIG_TFABOOT
  176. #define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NOR0_CSPR_EXT
  177. #define CONFIG_SYS_CSPR0 CONFIG_SYS_NOR0_CSPR_EARLY
  178. #define CONFIG_SYS_CSPR0_FINAL CONFIG_SYS_NOR0_CSPR
  179. #define CONFIG_SYS_AMASK0 CONFIG_SYS_NOR_AMASK
  180. #define CONFIG_SYS_CSOR0 CONFIG_SYS_NOR_CSOR
  181. #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NOR_FTIM0
  182. #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NOR_FTIM1
  183. #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NOR_FTIM2
  184. #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NOR_FTIM3
  185. #define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NOR0_CSPR_EXT
  186. #define CONFIG_SYS_CSPR1 CONFIG_SYS_NOR1_CSPR_EARLY
  187. #define CONFIG_SYS_CSPR1_FINAL CONFIG_SYS_NOR1_CSPR
  188. #define CONFIG_SYS_AMASK1 CONFIG_SYS_NOR_AMASK_EARLY
  189. #define CONFIG_SYS_AMASK1_FINAL CONFIG_SYS_NOR_AMASK
  190. #define CONFIG_SYS_CSOR1 CONFIG_SYS_NOR_CSOR
  191. #define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NOR_FTIM0
  192. #define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NOR_FTIM1
  193. #define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NOR_FTIM2
  194. #define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NOR_FTIM3
  195. #define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NAND_CSPR_EXT
  196. #define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
  197. #define CONFIG_SYS_AMASK2 CONFIG_SYS_NAND_AMASK
  198. #define CONFIG_SYS_CSOR2 CONFIG_SYS_NAND_CSOR
  199. #define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NAND_FTIM0
  200. #define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NAND_FTIM1
  201. #define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NAND_FTIM2
  202. #define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NAND_FTIM3
  203. #define CONFIG_SYS_CSPR3_EXT CONFIG_SYS_FPGA_CSPR_EXT
  204. #define CONFIG_SYS_CSPR3 CONFIG_SYS_FPGA_CSPR
  205. #define CONFIG_SYS_CSPR3_FINAL SYS_FPGA_CSPR_FINAL
  206. #define CONFIG_SYS_AMASK3 SYS_FPGA_AMASK
  207. #define CONFIG_SYS_CSOR3 CONFIG_SYS_FPGA_CSOR
  208. #define CONFIG_SYS_CS3_FTIM0 SYS_FPGA_CS_FTIM0
  209. #define CONFIG_SYS_CS3_FTIM1 SYS_FPGA_CS_FTIM1
  210. #define CONFIG_SYS_CS3_FTIM2 SYS_FPGA_CS_FTIM2
  211. #define CONFIG_SYS_CS3_FTIM3 SYS_FPGA_CS_FTIM3
  212. #else
  213. #if defined(CONFIG_QSPI_BOOT) || defined(CONFIG_SD_BOOT_QSPI)
  214. #define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NAND_CSPR_EXT
  215. #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
  216. #define CONFIG_SYS_AMASK0 CONFIG_SYS_NAND_AMASK
  217. #define CONFIG_SYS_CSOR0 CONFIG_SYS_NAND_CSOR
  218. #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NAND_FTIM0
  219. #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NAND_FTIM1
  220. #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NAND_FTIM2
  221. #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NAND_FTIM3
  222. #define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_FPGA_CSPR_EXT
  223. #define CONFIG_SYS_CSPR2 CONFIG_SYS_FPGA_CSPR
  224. #define CONFIG_SYS_CSPR2_FINAL SYS_FPGA_CSPR_FINAL
  225. #define CONFIG_SYS_AMASK2 SYS_FPGA_AMASK
  226. #define CONFIG_SYS_CSOR2 CONFIG_SYS_FPGA_CSOR
  227. #define CONFIG_SYS_CS2_FTIM0 SYS_FPGA_CS_FTIM0
  228. #define CONFIG_SYS_CS2_FTIM1 SYS_FPGA_CS_FTIM1
  229. #define CONFIG_SYS_CS2_FTIM2 SYS_FPGA_CS_FTIM2
  230. #define CONFIG_SYS_CS2_FTIM3 SYS_FPGA_CS_FTIM3
  231. #else
  232. #define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NOR0_CSPR_EXT
  233. #define CONFIG_SYS_CSPR0 CONFIG_SYS_NOR0_CSPR_EARLY
  234. #define CONFIG_SYS_CSPR0_FINAL CONFIG_SYS_NOR0_CSPR
  235. #define CONFIG_SYS_AMASK0 CONFIG_SYS_NOR_AMASK
  236. #define CONFIG_SYS_CSOR0 CONFIG_SYS_NOR_CSOR
  237. #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NOR_FTIM0
  238. #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NOR_FTIM1
  239. #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NOR_FTIM2
  240. #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NOR_FTIM3
  241. #define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NOR0_CSPR_EXT
  242. #define CONFIG_SYS_CSPR1 CONFIG_SYS_NOR1_CSPR_EARLY
  243. #define CONFIG_SYS_CSPR1_FINAL CONFIG_SYS_NOR1_CSPR
  244. #define CONFIG_SYS_AMASK1 CONFIG_SYS_NOR_AMASK_EARLY
  245. #define CONFIG_SYS_AMASK1_FINAL CONFIG_SYS_NOR_AMASK
  246. #define CONFIG_SYS_CSOR1 CONFIG_SYS_NOR_CSOR
  247. #define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NOR_FTIM0
  248. #define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NOR_FTIM1
  249. #define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NOR_FTIM2
  250. #define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NOR_FTIM3
  251. #define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NAND_CSPR_EXT
  252. #define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
  253. #define CONFIG_SYS_AMASK2 CONFIG_SYS_NAND_AMASK
  254. #define CONFIG_SYS_CSOR2 CONFIG_SYS_NAND_CSOR
  255. #define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NAND_FTIM0
  256. #define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NAND_FTIM1
  257. #define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NAND_FTIM2
  258. #define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NAND_FTIM3
  259. #define CONFIG_SYS_CSPR3_EXT CONFIG_SYS_FPGA_CSPR_EXT
  260. #define CONFIG_SYS_CSPR3 CONFIG_SYS_FPGA_CSPR
  261. #define CONFIG_SYS_CSPR3_FINAL SYS_FPGA_CSPR_FINAL
  262. #define CONFIG_SYS_AMASK3 SYS_FPGA_AMASK
  263. #define CONFIG_SYS_CSOR3 CONFIG_SYS_FPGA_CSOR
  264. #define CONFIG_SYS_CS3_FTIM0 SYS_FPGA_CS_FTIM0
  265. #define CONFIG_SYS_CS3_FTIM1 SYS_FPGA_CS_FTIM1
  266. #define CONFIG_SYS_CS3_FTIM2 SYS_FPGA_CS_FTIM2
  267. #define CONFIG_SYS_CS3_FTIM3 SYS_FPGA_CS_FTIM3
  268. #endif
  269. #endif
  270. #define CONFIG_SYS_LS_MC_BOOT_TIMEOUT_MS 5000
  271. /*
  272. * I2C bus multiplexer
  273. */
  274. #define I2C_MUX_PCA_ADDR_PRI 0x77
  275. #define I2C_MUX_PCA_ADDR_SEC 0x76 /* Secondary multiplexer */
  276. #define I2C_RETIMER_ADDR 0x18
  277. #define I2C_RETIMER_ADDR2 0x19
  278. #define I2C_MUX_CH_DEFAULT 0x8
  279. #define I2C_MUX_CH5 0xD
  280. #define I2C_MUX_CH_VOL_MONITOR 0xA
  281. /* Voltage monitor on channel 2*/
  282. #define I2C_VOL_MONITOR_ADDR 0x63
  283. #define I2C_VOL_MONITOR_BUS_V_OFFSET 0x2
  284. #define I2C_VOL_MONITOR_BUS_V_OVF 0x1
  285. #define I2C_VOL_MONITOR_BUS_V_SHIFT 3
  286. #define I2C_SVDD_MONITOR_ADDR 0x4F
  287. #define CONFIG_VID_FLS_ENV "ls1088aqds_vdd_mv"
  288. #define CONFIG_VID
  289. /* The lowest and highest voltage allowed for LS1088AQDS */
  290. #define VDD_MV_MIN 819
  291. #define VDD_MV_MAX 1212
  292. #define CONFIG_VOL_MONITOR_LTC3882_SET
  293. #define CONFIG_VOL_MONITOR_LTC3882_READ
  294. /* PM Bus commands code for LTC3882*/
  295. #define PMBUS_CMD_PAGE 0x0
  296. #define PMBUS_CMD_READ_VOUT 0x8B
  297. #define PMBUS_CMD_PAGE_PLUS_WRITE 0x05
  298. #define PMBUS_CMD_VOUT_COMMAND 0x21
  299. #define PWM_CHANNEL0 0x0
  300. /*
  301. * RTC configuration
  302. */
  303. #define RTC
  304. #define CONFIG_SYS_I2C_RTC_ADDR 0x51 /* Channel 3*/
  305. /* EEPROM */
  306. #define CONFIG_ID_EEPROM
  307. #define CONFIG_SYS_I2C_EEPROM_NXID
  308. #define CONFIG_SYS_EEPROM_BUS_NUM 0
  309. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
  310. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
  311. #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
  312. #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5
  313. #ifdef CONFIG_FSL_DSPI
  314. #define CONFIG_SPI_FLASH_STMICRO
  315. #define CONFIG_SPI_FLASH_SST
  316. #define CONFIG_SPI_FLASH_EON
  317. #if !defined(CONFIG_TFABOOT) && \
  318. !defined(CONFIG_QSPI_BOOT) && !defined(CONFIG_SD_BOOT_QSPI)
  319. #endif
  320. #endif
  321. #ifdef CONFIG_SPL_BUILD
  322. #define CONFIG_SYS_MONITOR_BASE CONFIG_SPL_TEXT_BASE
  323. #else
  324. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
  325. #endif
  326. #define CONFIG_FSL_MEMAC
  327. /* MMC */
  328. #define CONFIG_SYS_FSL_MMC_HAS_CAPBLT_VS33
  329. #define CONFIG_ESDHC_DETECT_QUIRK ((readb(QIXIS_BASE + QIXIS_STAT_PRES1) & \
  330. QIXIS_SDID_MASK) != QIXIS_ESDHC_NO_ADAPTER)
  331. #define COMMON_ENV \
  332. "kernelheader_addr_r=0x80200000\0" \
  333. "fdtheader_addr_r=0x80100000\0" \
  334. "kernel_addr_r=0x81000000\0" \
  335. "fdt_addr_r=0x90000000\0" \
  336. "load_addr=0xa0000000\0"
  337. /* Initial environment variables */
  338. #ifdef CONFIG_NXP_ESBC
  339. #undef CONFIG_EXTRA_ENV_SETTINGS
  340. #define CONFIG_EXTRA_ENV_SETTINGS \
  341. COMMON_ENV \
  342. "hwconfig=fsl_ddr:bank_intlv=auto\0" \
  343. "loadaddr=0x90100000\0" \
  344. "kernel_addr=0x100000\0" \
  345. "ramdisk_addr=0x800000\0" \
  346. "ramdisk_size=0x2000000\0" \
  347. "fdt_high=0xa0000000\0" \
  348. "initrd_high=0xffffffffffffffff\0" \
  349. "kernel_start=0x1000000\0" \
  350. "kernel_load=0xa0000000\0" \
  351. "kernel_size=0x2800000\0" \
  352. "mcinitcmd=sf probe 0:0;sf read 0xa0a00000 0xa00000 0x100000;" \
  353. "sf read 0xa0640000 0x640000 0x4000; esbc_validate 0xa0640000;" \
  354. "sf read 0xa0e00000 0xe00000 0x100000;" \
  355. "sf read 0xa0680000 0x680000 0x4000;esbc_validate 0xa0680000;" \
  356. "fsl_mc start mc 0xa0a00000 0xa0e00000\0" \
  357. "mcmemsize=0x70000000 \0"
  358. #else /* if !(CONFIG_NXP_ESBC) */
  359. #ifdef CONFIG_TFABOOT
  360. #define QSPI_MC_INIT_CMD \
  361. "sf probe 0:0;sf read 0x80000000 0xA00000 0x100000;" \
  362. "sf read 0x80100000 0xE00000 0x100000;" \
  363. "fsl_mc start mc 0x80000000 0x80100000\0"
  364. #define SD_MC_INIT_CMD \
  365. "mmcinfo;mmc read 0x80000000 0x5000 0x800;" \
  366. "mmc read 0x80100000 0x7000 0x800;" \
  367. "fsl_mc start mc 0x80000000 0x80100000\0"
  368. #define IFC_MC_INIT_CMD \
  369. "fsl_mc start mc 0x580A00000 0x580E00000\0"
  370. #undef CONFIG_EXTRA_ENV_SETTINGS
  371. #define CONFIG_EXTRA_ENV_SETTINGS \
  372. COMMON_ENV \
  373. "hwconfig=fsl_ddr:bank_intlv=auto\0" \
  374. "loadaddr=0x90100000\0" \
  375. "kernel_addr=0x100000\0" \
  376. "kernel_addr_sd=0x800\0" \
  377. "ramdisk_addr=0x800000\0" \
  378. "ramdisk_size=0x2000000\0" \
  379. "fdt_high=0xa0000000\0" \
  380. "initrd_high=0xffffffffffffffff\0" \
  381. "kernel_start=0x1000000\0" \
  382. "kernel_start_sd=0x8000\0" \
  383. "kernel_load=0xa0000000\0" \
  384. "kernel_size=0x2800000\0" \
  385. "kernel_size_sd=0x14000\0" \
  386. "mcinitcmd=sf probe 0:0;sf read 0x80000000 0xA00000 0x100000;" \
  387. "sf read 0x80100000 0xE00000 0x100000;" \
  388. "fsl_mc start mc 0x80000000 0x80100000\0" \
  389. "mcmemsize=0x70000000 \0" \
  390. "BOARD=ls1088aqds\0" \
  391. "scriptaddr=0x80000000\0" \
  392. "scripthdraddr=0x80080000\0" \
  393. BOOTENV \
  394. "boot_scripts=ls1088aqds_boot.scr\0" \
  395. "boot_script_hdr=hdr_ls1088aqds_bs.out\0" \
  396. "scan_dev_for_boot_part=" \
  397. "part list ${devtype} ${devnum} devplist; " \
  398. "env exists devplist || setenv devplist 1; " \
  399. "for distro_bootpart in ${devplist}; do " \
  400. "if fstype ${devtype} " \
  401. "${devnum}:${distro_bootpart} " \
  402. "bootfstype; then " \
  403. "run scan_dev_for_boot; " \
  404. "fi; " \
  405. "done\0" \
  406. "boot_a_script=" \
  407. "load ${devtype} ${devnum}:${distro_bootpart} " \
  408. "${scriptaddr} ${prefix}${script}; " \
  409. "env exists secureboot && load ${devtype} " \
  410. "${devnum}:${distro_bootpart} " \
  411. "${scripthdraddr} ${prefix}${boot_script_hdr}; "\
  412. "env exists secureboot " \
  413. "&& esbc_validate ${scripthdraddr};" \
  414. "source ${scriptaddr}\0" \
  415. "qspi_bootcmd=echo Trying load from qspi..; " \
  416. "sf probe 0:0; " \
  417. "sf read 0x80001000 0xd00000 0x100000; " \
  418. "fsl_mc lazyapply dpl 0x80001000 && " \
  419. "sf read $kernel_load $kernel_start " \
  420. "$kernel_size && bootm $kernel_load#$BOARD\0" \
  421. "sd_bootcmd=echo Trying load from sd card..; " \
  422. "mmcinfo;mmc read 0x80001000 0x6800 0x800; "\
  423. "fsl_mc lazyapply dpl 0x80001000 && " \
  424. "mmc read $kernel_load $kernel_start_sd " \
  425. "$kernel_size_sd && bootm $kernel_load#$BOARD\0" \
  426. "nor_bootcmd=echo Trying load from nor..; " \
  427. "fsl_mc lazyapply dpl 0x580d00000 && " \
  428. "cp.b $kernel_start $kernel_load " \
  429. "$kernel_size && bootm $kernel_load#$BOARD\0"
  430. #else
  431. #if defined(CONFIG_QSPI_BOOT)
  432. #undef CONFIG_EXTRA_ENV_SETTINGS
  433. #define CONFIG_EXTRA_ENV_SETTINGS \
  434. COMMON_ENV \
  435. "hwconfig=fsl_ddr:bank_intlv=auto\0" \
  436. "loadaddr=0x90100000\0" \
  437. "kernel_addr=0x100000\0" \
  438. "ramdisk_addr=0x800000\0" \
  439. "ramdisk_size=0x2000000\0" \
  440. "fdt_high=0xa0000000\0" \
  441. "initrd_high=0xffffffffffffffff\0" \
  442. "kernel_start=0x1000000\0" \
  443. "kernel_load=0xa0000000\0" \
  444. "kernel_size=0x2800000\0" \
  445. "mcinitcmd=sf probe 0:0;sf read 0x80000000 0xA00000 0x100000;" \
  446. "sf read 0x80100000 0xE00000 0x100000;" \
  447. "fsl_mc start mc 0x80000000 0x80100000\0" \
  448. "mcmemsize=0x70000000 \0"
  449. #elif defined(CONFIG_SD_BOOT)
  450. #undef CONFIG_EXTRA_ENV_SETTINGS
  451. #define CONFIG_EXTRA_ENV_SETTINGS \
  452. COMMON_ENV \
  453. "hwconfig=fsl_ddr:bank_intlv=auto\0" \
  454. "loadaddr=0x90100000\0" \
  455. "kernel_addr=0x800\0" \
  456. "ramdisk_addr=0x800000\0" \
  457. "ramdisk_size=0x2000000\0" \
  458. "fdt_high=0xa0000000\0" \
  459. "initrd_high=0xffffffffffffffff\0" \
  460. "kernel_start=0x8000\0" \
  461. "kernel_load=0xa0000000\0" \
  462. "kernel_size=0x14000\0" \
  463. "mcinitcmd=mmcinfo;mmc read 0x80000000 0x5000 0x800;" \
  464. "mmc read 0x80100000 0x7000 0x800;" \
  465. "fsl_mc start mc 0x80000000 0x80100000\0" \
  466. "mcmemsize=0x70000000 \0"
  467. #else /* NOR BOOT */
  468. #undef CONFIG_EXTRA_ENV_SETTINGS
  469. #define CONFIG_EXTRA_ENV_SETTINGS \
  470. COMMON_ENV \
  471. "hwconfig=fsl_ddr:bank_intlv=auto\0" \
  472. "loadaddr=0x90100000\0" \
  473. "kernel_addr=0x100000\0" \
  474. "ramdisk_addr=0x800000\0" \
  475. "ramdisk_size=0x2000000\0" \
  476. "fdt_high=0xa0000000\0" \
  477. "initrd_high=0xffffffffffffffff\0" \
  478. "kernel_start=0x1000000\0" \
  479. "kernel_load=0xa0000000\0" \
  480. "kernel_size=0x2800000\0" \
  481. "mcinitcmd=fsl_mc start mc 0x580A00000 0x580E00000\0" \
  482. "mcmemsize=0x70000000 \0"
  483. #endif
  484. #endif /* CONFIG_TFABOOT */
  485. #endif /* CONFIG_NXP_ESBC */
  486. #ifdef CONFIG_TFABOOT
  487. #define QSPI_NOR_BOOTCOMMAND "run distro_bootcmd; run qspi_bootcmd; " \
  488. "env exists secureboot && esbc_halt;;"
  489. #define IFC_NOR_BOOTCOMMAND "run distro_bootcmd; run nor_bootcmd; " \
  490. "env exists secureboot && esbc_halt;;"
  491. #define SD_BOOTCOMMAND "run distro_bootcmd; run sd_bootcmd; " \
  492. "env exists secureboot && esbc_halt;;"
  493. #endif
  494. #ifdef CONFIG_FSL_MC_ENET
  495. #define CONFIG_FSL_MEMAC
  496. #define RGMII_PHY1_ADDR 0x1
  497. #define RGMII_PHY2_ADDR 0x2
  498. #define SGMII_CARD_PORT1_PHY_ADDR 0x1C
  499. #define SGMII_CARD_PORT2_PHY_ADDR 0x1d
  500. #define SGMII_CARD_PORT3_PHY_ADDR 0x1E
  501. #define SGMII_CARD_PORT4_PHY_ADDR 0x1F
  502. #define XQSGMII_CARD_PHY1_PORT0_ADDR 0x0
  503. #define XQSGMII_CARD_PHY1_PORT1_ADDR 0x1
  504. #define XQSGMII_CARD_PHY1_PORT2_ADDR 0x2
  505. #define XQSGMII_CARD_PHY1_PORT3_ADDR 0x3
  506. #define XQSGMII_CARD_PHY2_PORT0_ADDR 0x4
  507. #define XQSGMII_CARD_PHY2_PORT1_ADDR 0x5
  508. #define XQSGMII_CARD_PHY2_PORT2_ADDR 0x6
  509. #define XQSGMII_CARD_PHY2_PORT3_ADDR 0x7
  510. #define XQSGMII_CARD_PHY3_PORT0_ADDR 0x8
  511. #define XQSGMII_CARD_PHY3_PORT1_ADDR 0x9
  512. #define XQSGMII_CARD_PHY3_PORT2_ADDR 0xa
  513. #define XQSGMII_CARD_PHY3_PORT3_ADDR 0xb
  514. #define XQSGMII_CARD_PHY4_PORT0_ADDR 0xc
  515. #define XQSGMII_CARD_PHY4_PORT1_ADDR 0xd
  516. #define XQSGMII_CARD_PHY4_PORT2_ADDR 0xe
  517. #define XQSGMII_CARD_PHY4_PORT3_ADDR 0xf
  518. #define CONFIG_ETHPRIME "DPMAC1@xgmii"
  519. #define CONFIG_PHY_GIGE /* Include GbE speed/duplex detection */
  520. #endif
  521. #define BOOT_TARGET_DEVICES(func) \
  522. func(USB, usb, 0) \
  523. func(MMC, mmc, 0) \
  524. func(SCSI, scsi, 0) \
  525. func(DHCP, dhcp, na)
  526. #include <config_distro_bootcmd.h>
  527. #include <asm/fsl_secure_boot.h>
  528. #endif /* __LS1088A_QDS_H */