fsl_law.h 3.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Copyright 2008-2011 Freescale Semiconductor, Inc.
  4. */
  5. #ifndef _FSL_LAW_H_
  6. #define _FSL_LAW_H_
  7. #include <asm/io.h>
  8. #include <linux/log2.h>
  9. #define LAW_EN 0x80000000
  10. #define SET_LAW_ENTRY(idx, a, sz, trgt) \
  11. { .index = idx, .addr = a, .size = sz, .trgt_id = trgt }
  12. #define SET_LAW(a, sz, trgt) \
  13. { .index = -1, .addr = a, .size = sz, .trgt_id = trgt }
  14. enum law_size {
  15. LAW_SIZE_4K = 0xb,
  16. LAW_SIZE_8K,
  17. LAW_SIZE_16K,
  18. LAW_SIZE_32K,
  19. LAW_SIZE_64K,
  20. LAW_SIZE_128K,
  21. LAW_SIZE_256K,
  22. LAW_SIZE_512K,
  23. LAW_SIZE_1M,
  24. LAW_SIZE_2M,
  25. LAW_SIZE_4M,
  26. LAW_SIZE_8M,
  27. LAW_SIZE_16M,
  28. LAW_SIZE_32M,
  29. LAW_SIZE_64M,
  30. LAW_SIZE_128M,
  31. LAW_SIZE_256M,
  32. LAW_SIZE_512M,
  33. LAW_SIZE_1G,
  34. LAW_SIZE_2G,
  35. LAW_SIZE_4G,
  36. LAW_SIZE_8G,
  37. LAW_SIZE_16G,
  38. LAW_SIZE_32G,
  39. };
  40. #define law_size_bits(sz) (__ilog2_u64(sz) - 1)
  41. #define lawar_size(x) (1ULL << ((x & 0x3f) + 1))
  42. #ifdef CONFIG_FSL_CORENET
  43. enum law_trgt_if {
  44. LAW_TRGT_IF_PCIE_1 = 0x00,
  45. LAW_TRGT_IF_PCIE_2 = 0x01,
  46. LAW_TRGT_IF_PCIE_3 = 0x02,
  47. LAW_TRGT_IF_PCIE_4 = 0x03,
  48. LAW_TRGT_IF_RIO_1 = 0x08,
  49. LAW_TRGT_IF_RIO_2 = 0x09,
  50. LAW_TRGT_IF_DDR_1 = 0x10,
  51. LAW_TRGT_IF_DDR_2 = 0x11, /* 2nd controller */
  52. LAW_TRGT_IF_DDR_3 = 0x12,
  53. LAW_TRGT_IF_DDR_4 = 0x13,
  54. LAW_TRGT_IF_DDR_INTRLV = 0x14,
  55. LAW_TRGT_IF_DDR_INTLV_34 = 0x15,
  56. LAW_TRGT_IF_DDR_INTLV_123 = 0x17,
  57. LAW_TRGT_IF_DDR_INTLV_1234 = 0x16,
  58. LAW_TRGT_IF_BMAN = 0x18,
  59. LAW_TRGT_IF_DCSR = 0x1d,
  60. LAW_TRGT_IF_CCSR = 0x1e,
  61. LAW_TRGT_IF_LBC = 0x1f,
  62. LAW_TRGT_IF_QMAN = 0x3c,
  63. LAW_TRGT_IF_MAPLE = 0x50,
  64. };
  65. #define LAW_TRGT_IF_DDR LAW_TRGT_IF_DDR_1
  66. #define LAW_TRGT_IF_IFC LAW_TRGT_IF_LBC
  67. #else
  68. enum law_trgt_if {
  69. LAW_TRGT_IF_PCI = 0x00,
  70. LAW_TRGT_IF_PCI_2 = 0x01,
  71. #if defined(CONFIG_ARCH_BSC9131) || defined(CONFIG_ARCH_BSC9132)
  72. LAW_TRGT_IF_OCN_DSP = 0x03,
  73. #else
  74. #if !defined(CONFIG_ARCH_P2020)
  75. LAW_TRGT_IF_PCIE_3 = 0x03,
  76. #endif
  77. #endif
  78. LAW_TRGT_IF_LBC = 0x04,
  79. LAW_TRGT_IF_CCSR = 0x08,
  80. LAW_TRGT_IF_DSP_CCSR = 0x09,
  81. LAW_TRGT_IF_PLATFORM_SRAM = 0x0a,
  82. LAW_TRGT_IF_DDR_INTRLV = 0x0b,
  83. LAW_TRGT_IF_RIO = 0x0c,
  84. #if defined(CONFIG_ARCH_BSC9132)
  85. LAW_TRGT_IF_CLASS_DSP = 0x0d,
  86. #else
  87. LAW_TRGT_IF_RIO_2 = 0x0d,
  88. #endif
  89. LAW_TRGT_IF_DPAA_SWP_SRAM = 0x0e,
  90. LAW_TRGT_IF_DDR = 0x0f,
  91. LAW_TRGT_IF_DDR_2 = 0x16, /* 2nd controller */
  92. /* place holder for 3-way and 4-way interleaving */
  93. LAW_TRGT_IF_DDR_3,
  94. LAW_TRGT_IF_DDR_4,
  95. LAW_TRGT_IF_DDR_INTLV_34,
  96. LAW_TRGT_IF_DDR_INTLV_123,
  97. LAW_TRGT_IF_DDR_INTLV_1234,
  98. };
  99. #define LAW_TRGT_IF_DDR_1 LAW_TRGT_IF_DDR
  100. #define LAW_TRGT_IF_PCI_1 LAW_TRGT_IF_PCI
  101. #define LAW_TRGT_IF_PCIX LAW_TRGT_IF_PCI
  102. #define LAW_TRGT_IF_PCIE_2 LAW_TRGT_IF_PCI_2
  103. #define LAW_TRGT_IF_RIO_1 LAW_TRGT_IF_RIO
  104. #define LAW_TRGT_IF_IFC LAW_TRGT_IF_LBC
  105. #if defined(CONFIG_ARCH_P2020)
  106. #define LAW_TRGT_IF_PCIE_3 LAW_TRGT_IF_PCI
  107. #endif
  108. #endif /* CONFIG_FSL_CORENET */
  109. struct law_entry {
  110. int index;
  111. phys_addr_t addr;
  112. enum law_size size;
  113. enum law_trgt_if trgt_id;
  114. };
  115. extern void set_law(u8 idx, phys_addr_t addr, enum law_size sz, enum law_trgt_if id);
  116. extern int set_next_law(phys_addr_t addr, enum law_size sz, enum law_trgt_if id);
  117. extern int set_last_law(phys_addr_t addr, enum law_size sz, enum law_trgt_if id);
  118. extern int set_ddr_laws(u64 start, u64 sz, enum law_trgt_if id);
  119. extern struct law_entry find_law(phys_addr_t addr);
  120. extern void disable_law(u8 idx);
  121. extern void init_laws(void);
  122. extern void print_laws(void);
  123. /* define in board code */
  124. extern struct law_entry law_table[];
  125. extern int num_law_entries;
  126. #endif