et1011c.c 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * ET1011C PHY driver
  4. *
  5. * Derived from Linux kernel driver by Chaithrika U S
  6. * Copyright (C) 2013, Texas Instruments, Incorporated - http://www.ti.com/
  7. */
  8. #include <config.h>
  9. #include <phy.h>
  10. #define ET1011C_CONFIG_REG (0x16)
  11. #define ET1011C_TX_FIFO_MASK (0x3 << 12)
  12. #define ET1011C_TX_FIFO_DEPTH_8 (0x0 << 12)
  13. #define ET1011C_TX_FIFO_DEPTH_16 (0x1 << 12)
  14. #define ET1011C_INTERFACE_MASK (0x7 << 0)
  15. #define ET1011C_GMII_INTERFACE (0x2 << 0)
  16. #define ET1011C_SYS_CLK_EN (0x1 << 4)
  17. #define ET1011C_TX_CLK_EN (0x1 << 5)
  18. #define ET1011C_STATUS_REG (0x1A)
  19. #define ET1011C_DUPLEX_STATUS (0x1 << 7)
  20. #define ET1011C_SPEED_MASK (0x3 << 8)
  21. #define ET1011C_SPEED_1000 (0x2 << 8)
  22. #define ET1011C_SPEED_100 (0x1 << 8)
  23. #define ET1011C_SPEED_10 (0x0 << 8)
  24. static int et1011c_config(struct phy_device *phydev)
  25. {
  26. int ctl = 0;
  27. ctl = phy_read(phydev, MDIO_DEVAD_NONE, MII_BMCR);
  28. if (ctl < 0)
  29. return ctl;
  30. ctl &= ~(BMCR_FULLDPLX | BMCR_SPEED100 | BMCR_SPEED1000 |
  31. BMCR_ANENABLE);
  32. /* First clear the PHY */
  33. phy_write(phydev, MDIO_DEVAD_NONE, MII_BMCR, ctl | BMCR_RESET);
  34. return genphy_config_aneg(phydev);
  35. }
  36. static int et1011c_parse_status(struct phy_device *phydev)
  37. {
  38. int mii_reg;
  39. int speed;
  40. mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, ET1011C_STATUS_REG);
  41. if (mii_reg & ET1011C_DUPLEX_STATUS)
  42. phydev->duplex = DUPLEX_FULL;
  43. else
  44. phydev->duplex = DUPLEX_HALF;
  45. speed = mii_reg & ET1011C_SPEED_MASK;
  46. switch (speed) {
  47. case ET1011C_SPEED_1000:
  48. phydev->speed = SPEED_1000;
  49. mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, ET1011C_CONFIG_REG);
  50. mii_reg &= ~ET1011C_TX_FIFO_MASK;
  51. phy_write(phydev, MDIO_DEVAD_NONE, ET1011C_CONFIG_REG,
  52. mii_reg |
  53. ET1011C_GMII_INTERFACE |
  54. ET1011C_SYS_CLK_EN |
  55. #ifdef CONFIG_PHY_ET1011C_TX_CLK_FIX
  56. ET1011C_TX_CLK_EN |
  57. #endif
  58. ET1011C_TX_FIFO_DEPTH_16);
  59. break;
  60. case ET1011C_SPEED_100:
  61. phydev->speed = SPEED_100;
  62. break;
  63. case ET1011C_SPEED_10:
  64. phydev->speed = SPEED_10;
  65. break;
  66. }
  67. return 0;
  68. }
  69. static int et1011c_startup(struct phy_device *phydev)
  70. {
  71. int ret;
  72. ret = genphy_update_link(phydev);
  73. if (ret)
  74. return ret;
  75. return et1011c_parse_status(phydev);
  76. }
  77. static struct phy_driver et1011c_driver = {
  78. .name = "ET1011C",
  79. .uid = 0x0282f014,
  80. .mask = 0xfffffff0,
  81. .features = PHY_GBIT_FEATURES,
  82. .config = &et1011c_config,
  83. .startup = &et1011c_startup,
  84. };
  85. int phy_et1011c_init(void)
  86. {
  87. phy_register(&et1011c_driver);
  88. return 0;
  89. }