123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304 |
- /* SPDX-License-Identifier: GPL-2.0 */
- /*
- * Copyright (C) 2020 Marvell International Ltd.
- */
- #ifndef __CVMX_QLM_H__
- #define __CVMX_QLM_H__
- /*
- * Interface 0 on the 78xx can be connected to qlm 0 or qlm 2. When interface
- * 0 is connected to qlm 0, this macro must be set to 0. When interface 0 is
- * connected to qlm 2, this macro must be set to 1.
- */
- #define MUX_78XX_IFACE0 0
- /*
- * Interface 1 on the 78xx can be connected to qlm 1 or qlm 3. When interface
- * 1 is connected to qlm 1, this macro must be set to 0. When interface 1 is
- * connected to qlm 3, this macro must be set to 1.
- */
- #define MUX_78XX_IFACE1 0
- /* Uncomment this line to print QLM JTAG state */
- /* #define CVMX_QLM_DUMP_STATE 1 */
- typedef struct {
- const char *name;
- int stop_bit;
- int start_bit;
- } __cvmx_qlm_jtag_field_t;
- /**
- * Return the number of QLMs supported by the chip
- *
- * Return: Number of QLMs
- */
- int cvmx_qlm_get_num(void);
- /**
- * Return the qlm number based on the interface
- *
- * @param xiface Interface to look
- */
- int cvmx_qlm_interface(int xiface);
- /**
- * Return the qlm number based for a port in the interface
- *
- * @param xiface interface to look up
- * @param index index in an interface
- *
- * Return: the qlm number based on the xiface
- */
- int cvmx_qlm_lmac(int xiface, int index);
- /**
- * Return if only DLM5/DLM6/DLM5+DLM6 is used by BGX
- *
- * @param BGX BGX to search for.
- *
- * Return: muxes used 0 = DLM5+DLM6, 1 = DLM5, 2 = DLM6.
- */
- int cvmx_qlm_mux_interface(int bgx);
- /**
- * Return number of lanes for a given qlm
- *
- * @param qlm QLM block to query
- *
- * Return: Number of lanes
- */
- int cvmx_qlm_get_lanes(int qlm);
- /**
- * Get the QLM JTAG fields based on Octeon model on the supported chips.
- *
- * Return: qlm_jtag_field_t structure
- */
- const __cvmx_qlm_jtag_field_t *cvmx_qlm_jtag_get_field(void);
- /**
- * Get the QLM JTAG length by going through qlm_jtag_field for each
- * Octeon model that is supported
- *
- * Return: return the length.
- */
- int cvmx_qlm_jtag_get_length(void);
- /**
- * Initialize the QLM layer
- */
- void cvmx_qlm_init(void);
- /**
- * Get a field in a QLM JTAG chain
- *
- * @param qlm QLM to get
- * @param lane Lane in QLM to get
- * @param name String name of field
- *
- * Return: JTAG field value
- */
- u64 cvmx_qlm_jtag_get(int qlm, int lane, const char *name);
- /**
- * Set a field in a QLM JTAG chain
- *
- * @param qlm QLM to set
- * @param lane Lane in QLM to set, or -1 for all lanes
- * @param name String name of field
- * @param value Value of the field
- */
- void cvmx_qlm_jtag_set(int qlm, int lane, const char *name, u64 value);
- /**
- * Errata G-16094: QLM Gen2 Equalizer Default Setting Change.
- * CN68XX pass 1.x and CN66XX pass 1.x QLM tweak. This function tweaks the
- * JTAG setting for a QLMs to run better at 5 and 6.25Ghz.
- */
- void __cvmx_qlm_speed_tweak(void);
- /**
- * Errata G-16174: QLM Gen2 PCIe IDLE DAC change.
- * CN68XX pass 1.x, CN66XX pass 1.x and CN63XX pass 1.0-2.2 QLM tweak.
- * This function tweaks the JTAG setting for a QLMs for PCIe to run better.
- */
- void __cvmx_qlm_pcie_idle_dac_tweak(void);
- void __cvmx_qlm_pcie_cfg_rxd_set_tweak(int qlm, int lane);
- /**
- * Get the speed (Gbaud) of the QLM in Mhz.
- *
- * @param qlm QLM to examine
- *
- * Return: Speed in Mhz
- */
- int cvmx_qlm_get_gbaud_mhz(int qlm);
- /**
- * Get the speed (Gbaud) of the QLM in Mhz on specific node.
- *
- * @param node Target QLM node
- * @param qlm QLM to examine
- *
- * Return: Speed in Mhz
- */
- int cvmx_qlm_get_gbaud_mhz_node(int node, int qlm);
- enum cvmx_qlm_mode {
- CVMX_QLM_MODE_DISABLED = -1,
- CVMX_QLM_MODE_SGMII = 1,
- CVMX_QLM_MODE_XAUI,
- CVMX_QLM_MODE_RXAUI,
- CVMX_QLM_MODE_PCIE, /* gen3 / gen2 / gen1 */
- CVMX_QLM_MODE_PCIE_1X2, /* 1x2 gen2 / gen1 */
- CVMX_QLM_MODE_PCIE_2X1, /* 2x1 gen2 / gen1 */
- CVMX_QLM_MODE_PCIE_1X1, /* 1x1 gen2 / gen1 */
- CVMX_QLM_MODE_SRIO_1X4, /* 1x4 short / long */
- CVMX_QLM_MODE_SRIO_2X2, /* 2x2 short / long */
- CVMX_QLM_MODE_SRIO_4X1, /* 4x1 short / long */
- CVMX_QLM_MODE_ILK,
- CVMX_QLM_MODE_QSGMII,
- CVMX_QLM_MODE_SGMII_SGMII,
- CVMX_QLM_MODE_SGMII_DISABLED,
- CVMX_QLM_MODE_DISABLED_SGMII,
- CVMX_QLM_MODE_SGMII_QSGMII,
- CVMX_QLM_MODE_QSGMII_QSGMII,
- CVMX_QLM_MODE_QSGMII_DISABLED,
- CVMX_QLM_MODE_DISABLED_QSGMII,
- CVMX_QLM_MODE_QSGMII_SGMII,
- CVMX_QLM_MODE_RXAUI_1X2,
- CVMX_QLM_MODE_SATA_2X1,
- CVMX_QLM_MODE_XLAUI,
- CVMX_QLM_MODE_XFI,
- CVMX_QLM_MODE_10G_KR,
- CVMX_QLM_MODE_40G_KR4,
- CVMX_QLM_MODE_PCIE_1X8, /* 1x8 gen3 / gen2 / gen1 */
- CVMX_QLM_MODE_RGMII_SGMII,
- CVMX_QLM_MODE_RGMII_XFI,
- CVMX_QLM_MODE_RGMII_10G_KR,
- CVMX_QLM_MODE_RGMII_RXAUI,
- CVMX_QLM_MODE_RGMII_XAUI,
- CVMX_QLM_MODE_RGMII_XLAUI,
- CVMX_QLM_MODE_RGMII_40G_KR4,
- CVMX_QLM_MODE_MIXED, /* BGX2 is mixed mode, DLM5(SGMII) & DLM6(XFI) */
- CVMX_QLM_MODE_SGMII_2X1, /* Configure BGX2 separate for DLM5 & DLM6 */
- CVMX_QLM_MODE_10G_KR_1X2, /* Configure BGX2 separate for DLM5 & DLM6 */
- CVMX_QLM_MODE_XFI_1X2, /* Configure BGX2 separate for DLM5 & DLM6 */
- CVMX_QLM_MODE_RGMII_SGMII_1X1, /* Configure BGX2, applies to DLM5 */
- CVMX_QLM_MODE_RGMII_SGMII_2X1, /* Configure BGX2, applies to DLM6 */
- CVMX_QLM_MODE_RGMII_10G_KR_1X1, /* Configure BGX2, applies to DLM6 */
- CVMX_QLM_MODE_RGMII_XFI_1X1, /* Configure BGX2, applies to DLM6 */
- CVMX_QLM_MODE_SDL, /* RMAC Pipe */
- CVMX_QLM_MODE_CPRI, /* RMAC */
- CVMX_QLM_MODE_OCI
- };
- enum cvmx_gmx_inf_mode {
- CVMX_GMX_INF_MODE_DISABLED = 0,
- CVMX_GMX_INF_MODE_SGMII = 1, /* Other interface can be SGMII or QSGMII */
- CVMX_GMX_INF_MODE_QSGMII = 2, /* Other interface can be SGMII or QSGMII */
- CVMX_GMX_INF_MODE_RXAUI = 3, /* Only interface 0, interface 1 must be DISABLED */
- };
- /**
- * Eye diagram captures are stored in the following structure
- */
- typedef struct {
- int width; /* Width in the x direction (time) */
- int height; /* Height in the y direction (voltage) */
- u32 data[64][128]; /* Error count at location, saturates as max */
- } cvmx_qlm_eye_t;
- /**
- * These apply to DLM1 and DLM2 if its not in SATA mode
- * Manual refers to lanes as follows:
- * DML 0 lane 0 == GSER0 lane 0
- * DML 0 lane 1 == GSER0 lane 1
- * DML 1 lane 2 == GSER1 lane 0
- * DML 1 lane 3 == GSER1 lane 1
- * DML 2 lane 4 == GSER2 lane 0
- * DML 2 lane 5 == GSER2 lane 1
- */
- enum cvmx_pemx_cfg_mode {
- CVMX_PEM_MD_GEN2_2LANE = 0, /* Valid for PEM0(DLM1), PEM1(DLM2) */
- CVMX_PEM_MD_GEN2_1LANE = 1, /* Valid for PEM0(DLM1.0), PEM1(DLM1.1,DLM2.0), PEM2(DLM2.1) */
- CVMX_PEM_MD_GEN2_4LANE = 2, /* Valid for PEM0(DLM1-2) */
- /* Reserved */
- CVMX_PEM_MD_GEN1_2LANE = 4, /* Valid for PEM0(DLM1), PEM1(DLM2) */
- CVMX_PEM_MD_GEN1_1LANE = 5, /* Valid for PEM0(DLM1.0), PEM1(DLM1.1,DLM2.0), PEM2(DLM2.1) */
- CVMX_PEM_MD_GEN1_4LANE = 6, /* Valid for PEM0(DLM1-2) */
- /* Reserved */
- };
- /*
- * Read QLM and return mode.
- */
- enum cvmx_qlm_mode cvmx_qlm_get_mode(int qlm);
- enum cvmx_qlm_mode cvmx_qlm_get_mode_cn78xx(int node, int qlm);
- enum cvmx_qlm_mode cvmx_qlm_get_dlm_mode(int dlm_mode, int interface);
- void __cvmx_qlm_set_mult(int qlm, int baud_mhz, int old_multiplier);
- void cvmx_qlm_display_registers(int qlm);
- int cvmx_qlm_measure_clock(int qlm);
- /**
- * Measure the reference clock of a QLM on a multi-node setup
- *
- * @param node node to measure
- * @param qlm QLM to measure
- *
- * Return: Clock rate in Hz
- */
- int cvmx_qlm_measure_clock_node(int node, int qlm);
- /*
- * Perform RX equalization on a QLM
- *
- * @param node Node the QLM is on
- * @param qlm QLM to perform RX equalization on
- * @param lane Lane to use, or -1 for all lanes
- *
- * Return: Zero on success, negative if any lane failed RX equalization
- */
- int __cvmx_qlm_rx_equalization(int node, int qlm, int lane);
- /**
- * Errata GSER-27882 -GSER 10GBASE-KR Transmit Equalizer
- * Training may not update PHY Tx Taps. This function is not static
- * so we can share it with BGX KR
- *
- * @param node Node to apply errata workaround
- * @param qlm QLM to apply errata workaround
- * @param lane Lane to apply the errata
- */
- int cvmx_qlm_gser_errata_27882(int node, int qlm, int lane);
- void cvmx_qlm_gser_errata_25992(int node, int qlm);
- #ifdef CVMX_DUMP_GSER
- /**
- * Dump GSER configuration for node 0
- */
- int cvmx_dump_gser_config(unsigned int gser);
- /**
- * Dump GSER status for node 0
- */
- int cvmx_dump_gser_status(unsigned int gser);
- /**
- * Dump GSER configuration
- */
- int cvmx_dump_gser_config_node(unsigned int node, unsigned int gser);
- /**
- * Dump GSER status
- */
- int cvmx_dump_gser_status_node(unsigned int node, unsigned int gser);
- #endif
- int cvmx_qlm_eye_display(int node, int qlm, int qlm_lane, int format, const cvmx_qlm_eye_t *eye);
- void cvmx_prbs_process_cmd(int node, int qlm, int mode);
- #endif /* __CVMX_QLM_H__ */
|