xhci-rcar.c 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2017 Marek Vasut <marek.vasut@gmail.com>
  4. *
  5. * Renesas RCar USB HOST xHCI Controller
  6. */
  7. #include <common.h>
  8. #include <clk.h>
  9. #include <dm.h>
  10. #include <fdtdec.h>
  11. #include <malloc.h>
  12. #include <usb.h>
  13. #include <wait_bit.h>
  14. #include <dm/device_compat.h>
  15. #include <usb/xhci.h>
  16. #include "xhci-rcar-r8a779x_usb3_v3.h"
  17. /* Register Offset */
  18. #define RCAR_USB3_DL_CTRL 0x250 /* FW Download Control & Status */
  19. #define RCAR_USB3_FW_DATA0 0x258 /* FW Data0 */
  20. /* Register Settings */
  21. /* FW Download Control & Status */
  22. #define RCAR_USB3_DL_CTRL_ENABLE BIT(0)
  23. #define RCAR_USB3_DL_CTRL_FW_SUCCESS BIT(4)
  24. #define RCAR_USB3_DL_CTRL_FW_SET_DATA0 BIT(8)
  25. struct rcar_xhci_platdata {
  26. fdt_addr_t hcd_base;
  27. struct clk clk;
  28. };
  29. /**
  30. * Contains pointers to register base addresses
  31. * for the usb controller.
  32. */
  33. struct rcar_xhci {
  34. struct xhci_ctrl ctrl; /* Needs to come first in this struct! */
  35. struct usb_platdata usb_plat;
  36. struct xhci_hccr *hcd;
  37. };
  38. static int xhci_rcar_download_fw(struct rcar_xhci *ctx, const u32 *fw_data,
  39. const size_t fw_array_size)
  40. {
  41. void __iomem *regs = (void __iomem *)ctx->hcd;
  42. int i, ret;
  43. /* Download R-Car USB3.0 firmware */
  44. setbits_le32(regs + RCAR_USB3_DL_CTRL, RCAR_USB3_DL_CTRL_ENABLE);
  45. for (i = 0; i < fw_array_size; i++) {
  46. writel(fw_data[i], regs + RCAR_USB3_FW_DATA0);
  47. setbits_le32(regs + RCAR_USB3_DL_CTRL,
  48. RCAR_USB3_DL_CTRL_FW_SET_DATA0);
  49. ret = wait_for_bit_le32(regs + RCAR_USB3_DL_CTRL,
  50. RCAR_USB3_DL_CTRL_FW_SET_DATA0, false,
  51. 10, false);
  52. if (ret)
  53. break;
  54. }
  55. clrbits_le32(regs + RCAR_USB3_DL_CTRL, RCAR_USB3_DL_CTRL_ENABLE);
  56. ret = wait_for_bit_le32(regs + RCAR_USB3_DL_CTRL,
  57. RCAR_USB3_DL_CTRL_FW_SUCCESS, true,
  58. 10, false);
  59. return ret;
  60. }
  61. static int xhci_rcar_probe(struct udevice *dev)
  62. {
  63. struct rcar_xhci_platdata *plat = dev_get_platdata(dev);
  64. struct rcar_xhci *ctx = dev_get_priv(dev);
  65. struct xhci_hcor *hcor;
  66. int len, ret;
  67. ret = clk_get_by_index(dev, 0, &plat->clk);
  68. if (ret < 0) {
  69. dev_err(dev, "Failed to get USB3 clock\n");
  70. return ret;
  71. }
  72. ret = clk_enable(&plat->clk);
  73. if (ret) {
  74. dev_err(dev, "Failed to enable USB3 clock\n");
  75. goto err_clk;
  76. }
  77. ctx->hcd = (struct xhci_hccr *)plat->hcd_base;
  78. len = HC_LENGTH(xhci_readl(&ctx->hcd->cr_capbase));
  79. hcor = (struct xhci_hcor *)((uintptr_t)ctx->hcd + len);
  80. ret = xhci_rcar_download_fw(ctx, firmware_r8a779x_usb3_v3,
  81. ARRAY_SIZE(firmware_r8a779x_usb3_v3));
  82. if (ret) {
  83. dev_err(dev, "Failed to download firmware\n");
  84. goto err_fw;
  85. }
  86. ret = xhci_register(dev, ctx->hcd, hcor);
  87. if (ret) {
  88. dev_err(dev, "Failed to register xHCI\n");
  89. goto err_fw;
  90. }
  91. return 0;
  92. err_fw:
  93. clk_disable(&plat->clk);
  94. err_clk:
  95. clk_free(&plat->clk);
  96. return ret;
  97. }
  98. static int xhci_rcar_deregister(struct udevice *dev)
  99. {
  100. int ret;
  101. struct rcar_xhci_platdata *plat = dev_get_platdata(dev);
  102. ret = xhci_deregister(dev);
  103. clk_disable(&plat->clk);
  104. clk_free(&plat->clk);
  105. return ret;
  106. }
  107. static int xhci_rcar_ofdata_to_platdata(struct udevice *dev)
  108. {
  109. struct rcar_xhci_platdata *plat = dev_get_platdata(dev);
  110. plat->hcd_base = devfdt_get_addr(dev);
  111. if (plat->hcd_base == FDT_ADDR_T_NONE) {
  112. debug("Can't get the XHCI register base address\n");
  113. return -ENXIO;
  114. }
  115. return 0;
  116. }
  117. static const struct udevice_id xhci_rcar_ids[] = {
  118. { .compatible = "renesas,xhci-r8a7795" },
  119. { .compatible = "renesas,xhci-r8a7796" },
  120. { .compatible = "renesas,xhci-r8a77965" },
  121. { }
  122. };
  123. U_BOOT_DRIVER(usb_xhci) = {
  124. .name = "xhci_rcar",
  125. .id = UCLASS_USB,
  126. .probe = xhci_rcar_probe,
  127. .remove = xhci_rcar_deregister,
  128. .ops = &xhci_usb_ops,
  129. .of_match = xhci_rcar_ids,
  130. .ofdata_to_platdata = xhci_rcar_ofdata_to_platdata,
  131. .platdata_auto_alloc_size = sizeof(struct rcar_xhci_platdata),
  132. .priv_auto_alloc_size = sizeof(struct rcar_xhci),
  133. .flags = DM_FLAG_ALLOC_PRIV_DMA,
  134. };