ohci-lpc32xx.c 6.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2008 by NXP Semiconductors
  4. * @Author: Based on code by Kevin Wells
  5. * @Descr: USB driver - Embedded Artists LPC3250 OEM Board support functions
  6. *
  7. * Copyright (c) 2015 Tyco Fire Protection Products.
  8. */
  9. #include <common.h>
  10. #include <dm.h>
  11. #include <errno.h>
  12. #include <wait_bit.h>
  13. #include <asm/io.h>
  14. #include <asm/arch/cpu.h>
  15. #include <asm/arch/clk.h>
  16. #include <asm/arch/i2c.h>
  17. #include <usb.h>
  18. #include <i2c.h>
  19. /* OTG I2C controller module register structures */
  20. struct otgi2c_regs {
  21. u32 otg_i2c_txrx; /* OTG I2C Tx/Rx Data FIFO */
  22. u32 otg_i2c_stat; /* OTG I2C Status Register */
  23. u32 otg_i2c_ctrl; /* OTG I2C Control Register */
  24. u32 otg_i2c_clk_hi; /* OTG I2C Clock Divider high */
  25. u32 otg_i2c_clk_lo; /* OTG I2C Clock Divider low */
  26. };
  27. /* OTG controller module register structures */
  28. struct otg_regs {
  29. u32 reserved1[64];
  30. u32 otg_int_sts; /* OTG int status register */
  31. u32 otg_int_enab; /* OTG int enable register */
  32. u32 otg_int_set; /* OTG int set register */
  33. u32 otg_int_clr; /* OTG int clear register */
  34. u32 otg_sts_ctrl; /* OTG status/control register */
  35. u32 otg_timer; /* OTG timer register */
  36. u32 reserved2[122];
  37. struct otgi2c_regs otg_i2c;
  38. u32 reserved3[824];
  39. u32 otg_clk_ctrl; /* OTG clock control reg */
  40. u32 otg_clk_sts; /* OTG clock status reg */
  41. };
  42. /* otg_sts_ctrl register definitions */
  43. #define OTG_HOST_EN (1 << 0) /* Enable host mode */
  44. /* otg_clk_ctrl and otg_clk_sts register definitions */
  45. #define OTG_CLK_AHB_EN (1 << 4) /* Enable AHB clock */
  46. #define OTG_CLK_OTG_EN (1 << 3) /* Enable OTG clock */
  47. #define OTG_CLK_I2C_EN (1 << 2) /* Enable I2C clock */
  48. #define OTG_CLK_HOST_EN (1 << 0) /* Enable host clock */
  49. /* ISP1301 USB transceiver I2C registers */
  50. #define MC1_SPEED_REG (1 << 0)
  51. #define MC1_DAT_SE0 (1 << 2)
  52. #define MC1_UART_EN (1 << 6)
  53. #define MC2_SPD_SUSP_CTRL (1 << 1)
  54. #define MC2_BI_DI (1 << 2)
  55. #define MC2_PSW_EN (1 << 6)
  56. #define OTG1_DP_PULLUP (1 << 0)
  57. #define OTG1_DM_PULLUP (1 << 1)
  58. #define OTG1_DP_PULLDOWN (1 << 2)
  59. #define OTG1_DM_PULLDOWN (1 << 3)
  60. #define OTG1_VBUS_DRV (1 << 5)
  61. #define ISP1301_I2C_ADDR CONFIG_USB_ISP1301_I2C_ADDR
  62. #define ISP1301_I2C_MODE_CONTROL_1_SET 0x04
  63. #define ISP1301_I2C_MODE_CONTROL_1_CLR 0x05
  64. #define ISP1301_I2C_MODE_CONTROL_2_SET 0x12
  65. #define ISP1301_I2C_MODE_CONTROL_2_CLR 0x13
  66. #define ISP1301_I2C_OTG_CONTROL_1_SET 0x06
  67. #define ISP1301_I2C_OTG_CONTROL_1_CLR 0x07
  68. #define ISP1301_I2C_INTERRUPT_LATCH_CLR 0x0B
  69. #define ISP1301_I2C_INTERRUPT_FALLING_CLR 0x0D
  70. #define ISP1301_I2C_INTERRUPT_RISING_CLR 0x0F
  71. static struct otg_regs *otg = (struct otg_regs *)USB_BASE;
  72. static struct clk_pm_regs *clk_pwr = (struct clk_pm_regs *)CLK_PM_BASE;
  73. static int isp1301_set_value(struct udevice *dev, int reg, u8 value)
  74. {
  75. #ifndef CONFIG_DM_I2C
  76. return i2c_write(ISP1301_I2C_ADDR, reg, 1, &value, 1);
  77. #else
  78. return dm_i2c_write(dev, reg, &value, 1);
  79. #endif
  80. }
  81. static void isp1301_configure(struct udevice *dev)
  82. {
  83. #ifndef CONFIG_DM_I2C
  84. i2c_set_bus_num(I2C_2);
  85. #endif
  86. /*
  87. * LPC32XX only supports DAT_SE0 USB mode
  88. * This sequence is important
  89. */
  90. /* Disable transparent UART mode first */
  91. isp1301_set_value(dev, ISP1301_I2C_MODE_CONTROL_1_CLR, MC1_UART_EN);
  92. isp1301_set_value(dev, ISP1301_I2C_MODE_CONTROL_1_CLR, ~MC1_SPEED_REG);
  93. isp1301_set_value(dev, ISP1301_I2C_MODE_CONTROL_1_SET, MC1_SPEED_REG);
  94. isp1301_set_value(dev, ISP1301_I2C_MODE_CONTROL_2_CLR, ~0);
  95. isp1301_set_value(dev, ISP1301_I2C_MODE_CONTROL_2_SET,
  96. MC2_BI_DI | MC2_PSW_EN | MC2_SPD_SUSP_CTRL);
  97. isp1301_set_value(dev, ISP1301_I2C_OTG_CONTROL_1_CLR, ~0);
  98. isp1301_set_value(dev, ISP1301_I2C_MODE_CONTROL_1_SET, MC1_DAT_SE0);
  99. isp1301_set_value(dev, ISP1301_I2C_OTG_CONTROL_1_SET,
  100. OTG1_DM_PULLDOWN | OTG1_DP_PULLDOWN);
  101. isp1301_set_value(dev, ISP1301_I2C_OTG_CONTROL_1_CLR,
  102. OTG1_DM_PULLUP | OTG1_DP_PULLUP);
  103. isp1301_set_value(dev, ISP1301_I2C_INTERRUPT_LATCH_CLR, ~0);
  104. isp1301_set_value(dev, ISP1301_I2C_INTERRUPT_FALLING_CLR, ~0);
  105. isp1301_set_value(dev, ISP1301_I2C_INTERRUPT_RISING_CLR, ~0);
  106. /* Enable usb_need_clk clock after transceiver is initialized */
  107. setbits_le32(&clk_pwr->usb_ctrl, CLK_USBCTRL_USBDVND_EN);
  108. }
  109. static int usbpll_setup(void)
  110. {
  111. u32 ret;
  112. /* make sure clocks are disabled */
  113. clrbits_le32(&clk_pwr->usb_ctrl,
  114. CLK_USBCTRL_CLK_EN1 | CLK_USBCTRL_CLK_EN2);
  115. /* start PLL clock input */
  116. setbits_le32(&clk_pwr->usb_ctrl, CLK_USBCTRL_CLK_EN1);
  117. /* Setup PLL. */
  118. setbits_le32(&clk_pwr->usb_ctrl,
  119. CLK_USBCTRL_FDBK_PLUS1(192 - 1));
  120. setbits_le32(&clk_pwr->usb_ctrl, CLK_USBCTRL_POSTDIV_2POW(0x01));
  121. setbits_le32(&clk_pwr->usb_ctrl, CLK_USBCTRL_PLL_PWRUP);
  122. ret = wait_for_bit_le32(&clk_pwr->usb_ctrl, CLK_USBCTRL_PLL_STS,
  123. true, CONFIG_SYS_HZ, false);
  124. if (ret)
  125. return ret;
  126. /* enable PLL output */
  127. setbits_le32(&clk_pwr->usb_ctrl, CLK_USBCTRL_CLK_EN2);
  128. return 0;
  129. }
  130. int usb_cpu_init(void)
  131. {
  132. u32 ret;
  133. struct udevice *dev = NULL;
  134. #ifdef CONFIG_DM_I2C
  135. ret = i2c_get_chip_for_busnum(I2C_2, ISP1301_I2C_ADDR, 1, &dev);
  136. if (ret) {
  137. debug("%s: No bus %d\n", __func__, I2C_2);
  138. return ret;
  139. }
  140. #endif
  141. /*
  142. * USB pins routing setup is done by "lpc32xx_usb_init()" and should
  143. * be call by board "board_init()" or "misc_init_r()" functions.
  144. */
  145. /* enable AHB slave USB clock */
  146. setbits_le32(&clk_pwr->usb_ctrl,
  147. CLK_USBCTRL_HCLK_EN | CLK_USBCTRL_BUS_KEEPER);
  148. /* enable I2C clock */
  149. writel(OTG_CLK_I2C_EN, &otg->otg_clk_ctrl);
  150. ret = wait_for_bit_le32(&otg->otg_clk_sts, OTG_CLK_I2C_EN, true,
  151. CONFIG_SYS_HZ, false);
  152. if (ret)
  153. return ret;
  154. /* Configure ISP1301 */
  155. isp1301_configure(dev);
  156. /* setup USB clocks and PLL */
  157. ret = usbpll_setup();
  158. if (ret)
  159. return ret;
  160. /* enable usb_host_need_clk */
  161. setbits_le32(&clk_pwr->usb_ctrl, CLK_USBCTRL_USBHSTND_EN);
  162. /* enable all needed USB clocks */
  163. const u32 mask = OTG_CLK_AHB_EN | OTG_CLK_OTG_EN |
  164. OTG_CLK_I2C_EN | OTG_CLK_HOST_EN;
  165. writel(mask, &otg->otg_clk_ctrl);
  166. ret = wait_for_bit_le32(&otg->otg_clk_sts, mask, true,
  167. CONFIG_SYS_HZ, false);
  168. if (ret)
  169. return ret;
  170. setbits_le32(&otg->otg_sts_ctrl, OTG_HOST_EN);
  171. isp1301_set_value(dev, ISP1301_I2C_OTG_CONTROL_1_SET, OTG1_VBUS_DRV);
  172. return 0;
  173. }
  174. int usb_cpu_stop(void)
  175. {
  176. struct udevice *dev = NULL;
  177. int ret = 0;
  178. #ifdef CONFIG_DM_I2C
  179. ret = i2c_get_chip_for_busnum(I2C_2, ISP1301_I2C_ADDR, 1, &dev);
  180. if (ret) {
  181. debug("%s: No bus %d\n", __func__, I2C_2);
  182. return ret;
  183. }
  184. #endif
  185. /* vbus off */
  186. isp1301_set_value(dev, ISP1301_I2C_OTG_CONTROL_1_SET, OTG1_VBUS_DRV);
  187. clrbits_le32(&otg->otg_sts_ctrl, OTG_HOST_EN);
  188. clrbits_le32(&clk_pwr->usb_ctrl, CLK_USBCTRL_HCLK_EN);
  189. return ret;
  190. }
  191. int usb_cpu_init_fail(void)
  192. {
  193. return usb_cpu_stop();
  194. }