xusb-padctl-common.h 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Copyright (c) 2014-2015, NVIDIA CORPORATION. All rights reserved.
  4. */
  5. #ifndef _TEGRA_XUSB_PADCTL_COMMON_H_
  6. #define _TEGRA_XUSB_PADCTL_COMMON_H_
  7. #include <common.h>
  8. #include <fdtdec.h>
  9. #include <dm/ofnode.h>
  10. #include <asm/io.h>
  11. #include <asm/arch-tegra/xusb-padctl.h>
  12. #include <linux/ioport.h>
  13. struct tegra_xusb_padctl_lane {
  14. const char *name;
  15. unsigned int offset;
  16. unsigned int shift;
  17. unsigned int mask;
  18. unsigned int iddq;
  19. const unsigned int *funcs;
  20. unsigned int num_funcs;
  21. };
  22. struct tegra_xusb_phy_ops {
  23. int (*prepare)(struct tegra_xusb_phy *phy);
  24. int (*enable)(struct tegra_xusb_phy *phy);
  25. int (*disable)(struct tegra_xusb_phy *phy);
  26. int (*unprepare)(struct tegra_xusb_phy *phy);
  27. };
  28. struct tegra_xusb_phy {
  29. unsigned int type;
  30. const struct tegra_xusb_phy_ops *ops;
  31. struct tegra_xusb_padctl *padctl;
  32. };
  33. struct tegra_xusb_padctl_pin {
  34. const struct tegra_xusb_padctl_lane *lane;
  35. unsigned int func;
  36. int iddq;
  37. };
  38. #define MAX_GROUPS 5
  39. #define MAX_PINS 7
  40. struct tegra_xusb_padctl_group {
  41. const char *name;
  42. const char *pins[MAX_PINS];
  43. unsigned int num_pins;
  44. const char *func;
  45. int iddq;
  46. };
  47. struct tegra_xusb_padctl_soc {
  48. const struct tegra_xusb_padctl_lane *lanes;
  49. unsigned int num_lanes;
  50. const char *const *functions;
  51. unsigned int num_functions;
  52. struct tegra_xusb_phy *phys;
  53. unsigned int num_phys;
  54. };
  55. struct tegra_xusb_padctl_config {
  56. const char *name;
  57. struct tegra_xusb_padctl_group groups[MAX_GROUPS];
  58. unsigned int num_groups;
  59. };
  60. struct tegra_xusb_padctl {
  61. const struct tegra_xusb_padctl_soc *socdata;
  62. struct tegra_xusb_padctl_config config;
  63. struct resource regs;
  64. unsigned int enable;
  65. };
  66. extern struct tegra_xusb_padctl padctl;
  67. static inline u32 padctl_readl(struct tegra_xusb_padctl *padctl,
  68. unsigned long offset)
  69. {
  70. return readl(padctl->regs.start + offset);
  71. }
  72. static inline void padctl_writel(struct tegra_xusb_padctl *padctl,
  73. u32 value, unsigned long offset)
  74. {
  75. writel(value, padctl->regs.start + offset);
  76. }
  77. int tegra_xusb_process_nodes(ofnode nodes[], unsigned int count,
  78. const struct tegra_xusb_padctl_soc *socdata);
  79. #endif