immap_512x.h 40 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277
  1. /*
  2. * (C) Copyright 2007-2009 DENX Software Engineering
  3. *
  4. * MPC512x Internal Memory Map
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License as
  8. * published by the Free Software Foundation; either version 2 of
  9. * the License, or (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  19. * MA 02111-1307 USA
  20. *
  21. * Based on the MPC83xx header.
  22. */
  23. #ifndef __IMMAP_512x__
  24. #define __IMMAP_512x__
  25. #include <asm/types.h>
  26. #if defined(CONFIG_E300)
  27. #include <asm/e300.h>
  28. #endif
  29. /*
  30. * System reset offset (PowerPC standard)
  31. */
  32. #define EXC_OFF_SYS_RESET 0x0100
  33. #define _START_OFFSET EXC_OFF_SYS_RESET
  34. #define SPR_5121E 0x80180000
  35. /*
  36. * IMMRBAR - Internal Memory Register Base Address
  37. */
  38. #define CONFIG_DEFAULT_IMMR 0xFF400000 /* Default IMMR base address */
  39. #define IMMRBAR 0x0000 /* Register offset to immr */
  40. #define IMMRBAR_BASE_ADDR 0xFFF00000 /* Base address mask */
  41. #define IMMRBAR_RES ~(IMMRBAR_BASE_ADDR)
  42. #ifndef __ASSEMBLY__
  43. typedef struct law512x {
  44. u32 bar; /* Base Addr Register */
  45. u32 ar; /* Attributes Register */
  46. } law512x_t;
  47. /*
  48. * System configuration registers
  49. */
  50. typedef struct sysconf512x {
  51. u32 immrbar; /* Internal memory map base address register */
  52. u8 res0[0x1c];
  53. u32 lpbaw; /* LP Boot Access Window */
  54. u32 lpcs0aw; /* LP CS0 Access Window */
  55. u32 lpcs1aw; /* LP CS1 Access Window */
  56. u32 lpcs2aw; /* LP CS2 Access Window */
  57. u32 lpcs3aw; /* LP CS3 Access Window */
  58. u32 lpcs4aw; /* LP CS4 Access Window */
  59. u32 lpcs5aw; /* LP CS5 Access Window */
  60. u32 lpcs6aw; /* LP CS6 Access Window */
  61. u32 lpcs7aw; /* LP CS7 Access Window */
  62. u8 res1[0x1c];
  63. law512x_t pcilaw[3]; /* PCI Local Access Window 0-2 Registers */
  64. u8 res2[0x28];
  65. law512x_t ddrlaw; /* DDR Local Access Window */
  66. u8 res3[0x18];
  67. u32 mbxbar; /* MBX Base Address */
  68. u32 srambar; /* SRAM Base Address */
  69. u32 nfcbar; /* NFC Base Address */
  70. u8 res4[0x34];
  71. u32 spridr; /* System Part and Revision ID Register */
  72. u32 spcr; /* System Priority Configuration Register */
  73. u8 res5[0xf8];
  74. } sysconf512x_t;
  75. #define LAWBAR_BAR 0xFFFFF000 /* Base address mask */
  76. /*
  77. * Watch Dog Timer (WDT) Registers
  78. */
  79. typedef struct wdt512x {
  80. u8 res0[4];
  81. u32 swcrr; /* System watchdog control register */
  82. u32 swcnr; /* System watchdog count register */
  83. u8 res1[2];
  84. u16 swsrr; /* System watchdog service register */
  85. u8 res2[0xF0];
  86. } wdt512x_t;
  87. /*
  88. * RTC Module Registers
  89. */
  90. typedef struct rtclk512x {
  91. u8 fixme[0x100];
  92. } rtclk512x_t;
  93. /*
  94. * General Purpose Timer
  95. */
  96. typedef struct gpt512x {
  97. u8 fixme[0x100];
  98. } gpt512x_t;
  99. /*
  100. * Integrated Programmable Interrupt Controller
  101. */
  102. typedef struct ipic512x {
  103. u8 fixme[0x100];
  104. } ipic512x_t;
  105. /*
  106. * System Arbiter Registers
  107. */
  108. typedef struct arbiter512x {
  109. u32 acr; /* Arbiter Configuration Register */
  110. u32 atr; /* Arbiter Timers Register */
  111. u32 ater; /* Arbiter Transfer Error Register */
  112. u32 aer; /* Arbiter Event Register */
  113. u32 aidr; /* Arbiter Interrupt Definition Register */
  114. u32 amr; /* Arbiter Mask Register */
  115. u32 aeatr; /* Arbiter Event Attributes Register */
  116. u32 aeadr; /* Arbiter Event Address Register */
  117. u32 aerr; /* Arbiter Event Response Register */
  118. u8 res1[0xDC];
  119. } arbiter512x_t;
  120. /*
  121. * Reset Module
  122. */
  123. typedef struct reset512x {
  124. u32 rcwl; /* Reset Configuration Word Low Register */
  125. u32 rcwh; /* Reset Configuration Word High Register */
  126. u8 res0[8];
  127. u32 rsr; /* Reset Status Register */
  128. u32 rmr; /* Reset Mode Register */
  129. u32 rpr; /* Reset protection Register */
  130. u32 rcr; /* Reset Control Register */
  131. u32 rcer; /* Reset Control Enable Register */
  132. u8 res1[0xDC];
  133. } reset512x_t;
  134. /* RSR - Reset Status Register */
  135. #define RSR_SWSR 0x00002000 /* software soft reset */
  136. #define RSR_SWHR 0x00001000 /* software hard reset */
  137. #define RSR_JHRS 0x00000200 /* jtag hreset */
  138. #define RSR_JSRS 0x00000100 /* jtag sreset status */
  139. #define RSR_CSHR 0x00000010 /* checkstop reset status */
  140. #define RSR_SWRS 0x00000008 /* software watchdog reset status */
  141. #define RSR_BMRS 0x00000004 /* bus monitop reset status */
  142. #define RSR_SRS 0x00000002 /* soft reset status */
  143. #define RSR_HRS 0x00000001 /* hard reset status */
  144. #define RSR_RES ~(RSR_SWSR | RSR_SWHR |\
  145. RSR_JHRS | RSR_JSRS | RSR_CSHR | RSR_SWRS |\
  146. RSR_BMRS | RSR_SRS | RSR_HRS)
  147. /* RMR - Reset Mode Register */
  148. #define RMR_CSRE 0x00000001 /* checkstop reset enable */
  149. #define RMR_CSRE_SHIFT 0
  150. #define RMR_RES (~(RMR_CSRE))
  151. /* RCR - Reset Control Register */
  152. #define RCR_SWHR 0x00000002 /* software hard reset */
  153. #define RCR_SWSR 0x00000001 /* software soft reset */
  154. #define RCR_RES (~(RCR_SWHR | RCR_SWSR))
  155. /* RCER - Reset Control Enable Register */
  156. #define RCER_CRE 0x00000001 /* software hard reset */
  157. #define RCER_RES (~(RCER_CRE))
  158. /*
  159. * Clock Module
  160. */
  161. typedef struct clk512x {
  162. u32 spmr; /* System PLL Mode Register */
  163. u32 sccr[2]; /* System Clock Control Registers */
  164. u32 scfr[2]; /* System Clock Frequency Registers */
  165. u8 res0[4];
  166. u32 bcr; /* Bread Crumb Register */
  167. u32 pscccr[12]; /* PSC0-11 Clock Control Registers */
  168. u32 spccr; /* SPDIF Clock Control Register */
  169. u32 cccr; /* CFM Clock Control Register */
  170. u32 dccr; /* DIU Clock Control Register */
  171. u32 msccr[4]; /* MSCAN1-4 Clock Control Registers */
  172. u8 res1[0x98];
  173. } clk512x_t;
  174. /* SPMR - System PLL Mode Register */
  175. #define SPMR_SPMF 0x0F000000
  176. #define SPMR_SPMF_SHIFT 24
  177. #define SPMR_CPMF 0x000F0000
  178. #define SPMR_CPMF_SHIFT 16
  179. /* System Clock Control Register 1 commands */
  180. #define CLOCK_SCCR1_CFG_EN 0x80000000
  181. #define CLOCK_SCCR1_LPC_EN 0x40000000
  182. #define CLOCK_SCCR1_NFC_EN 0x20000000
  183. #define CLOCK_SCCR1_PATA_EN 0x10000000
  184. #define CLOCK_SCCR1_PSC_EN(cn) (0x08000000 >> (cn))
  185. #define CLOCK_SCCR1_PSCFIFO_EN 0x00008000
  186. #define CLOCK_SCCR1_SATA_EN 0x00004000
  187. #define CLOCK_SCCR1_FEC_EN 0x00002000
  188. #define CLOCK_SCCR1_TPR_EN 0x00001000
  189. #define CLOCK_SCCR1_PCI_EN 0x00000800
  190. #define CLOCK_SCCR1_DDR_EN 0x00000400
  191. /* System Clock Control Register 2 commands */
  192. #define CLOCK_SCCR2_DIU_EN 0x80000000
  193. #define CLOCK_SCCR2_AXE_EN 0x40000000
  194. #define CLOCK_SCCR2_MEM_EN 0x20000000
  195. #define CLOCK_SCCR2_USB1_EN 0x10000000
  196. #define CLOCK_SCCR2_USB2_EN 0x08000000
  197. #define CLOCK_SCCR2_I2C_EN 0x04000000
  198. #define CLOCK_SCCR2_BDLC_EN 0x02000000
  199. #define CLOCK_SCCR2_SDHC_EN 0x01000000
  200. #define CLOCK_SCCR2_SPDIF_EN 0x00800000
  201. #define CLOCK_SCCR2_MBX_BUS_EN 0x00400000
  202. #define CLOCK_SCCR2_MBX_EN 0x00200000
  203. #define CLOCK_SCCR2_MBX_3D_EN 0x00100000
  204. #define CLOCK_SCCR2_IIM_EN 0x00080000
  205. /* SCFR1 System Clock Frequency Register 1 */
  206. #ifndef SCFR1_IPS_DIV
  207. #define SCFR1_IPS_DIV 0x3
  208. #endif
  209. #define SCFR1_IPS_DIV_MASK 0x03800000
  210. #define SCFR1_IPS_DIV_SHIFT 23
  211. #define SCFR1_PCI_DIV 0x6
  212. #define SCFR1_PCI_DIV_MASK 0x00700000
  213. #define SCFR1_PCI_DIV_SHIFT 20
  214. #define SCFR1_LPC_DIV_MASK 0x00003800
  215. #define SCFR1_LPC_DIV_SHIFT 11
  216. #define SCFR1_NFC_DIV_MASK 0x00000700
  217. #define SCFR1_NFC_DIV_SHIFT 8
  218. #define SCFR1_DIU_DIV_MASK 0x000000FF
  219. #define SCFR1_DIU_DIV_SHIFT 0
  220. /* SCFR2 System Clock Frequency Register 2 */
  221. #define SCFR2_SYS_DIV 0xFC000000
  222. #define SCFR2_SYS_DIV_SHIFT 26
  223. /* SPCR - System Priority Configuration Register */
  224. #define SPCR_TBEN 0x00400000 /* E300 core time base unit enable */
  225. /*
  226. * Power Management Control Module
  227. */
  228. typedef struct pmc512x {
  229. u8 fixme[0x100];
  230. } pmc512x_t;
  231. /*
  232. * General purpose I/O module
  233. */
  234. typedef struct gpio512x {
  235. u32 gpdir;
  236. u32 gpodr;
  237. u32 gpdat;
  238. u32 gpier;
  239. u32 gpimr;
  240. u32 gpicr1;
  241. u32 gpicr2;
  242. u8 res0[0xE4];
  243. } gpio512x_t;
  244. /*
  245. * DDR Memory Controller Memory Map
  246. */
  247. typedef struct ddr512x {
  248. u32 ddr_sys_config; /* System Configuration Register */
  249. u32 ddr_time_config0; /* Timing Configuration Register */
  250. u32 ddr_time_config1; /* Timing Configuration Register */
  251. u32 ddr_time_config2; /* Timing Configuration Register */
  252. u32 ddr_command; /* Command Register */
  253. u32 ddr_compact_command; /* Compact Command Register */
  254. u32 self_refresh_cmd_0; /* Enter/Exit Self Refresh Registers */
  255. u32 self_refresh_cmd_1; /* Enter/Exit Self Refresh Registers */
  256. u32 self_refresh_cmd_2; /* Enter/Exit Self Refresh Registers */
  257. u32 self_refresh_cmd_3; /* Enter/Exit Self Refresh Registers */
  258. u32 self_refresh_cmd_4; /* Enter/Exit Self Refresh Registers */
  259. u32 self_refresh_cmd_5; /* Enter/Exit Self Refresh Registers */
  260. u32 self_refresh_cmd_6; /* Enter/Exit Self Refresh Registers */
  261. u32 self_refresh_cmd_7; /* Enter/Exit Self Refresh Registers */
  262. u32 DQS_config_offset_count; /* DQS Config Offset Count */
  263. u32 DQS_config_offset_time; /* DQS Config Offset Time */
  264. u32 DQS_delay_status; /* DQS Delay Status */
  265. u32 res0[0xF];
  266. u32 prioman_config1; /* Priority Manager Configuration */
  267. u32 prioman_config2; /* Priority Manager Configuration */
  268. u32 hiprio_config; /* High Priority Configuration */
  269. u32 lut_table0_main_upper; /* LUT0 Main Upper */
  270. u32 lut_table1_main_upper; /* LUT1 Main Upper */
  271. u32 lut_table2_main_upper; /* LUT2 Main Upper */
  272. u32 lut_table3_main_upper; /* LUT3 Main Upper */
  273. u32 lut_table4_main_upper; /* LUT4 Main Upper */
  274. u32 lut_table0_main_lower; /* LUT0 Main Lower */
  275. u32 lut_table1_main_lower; /* LUT1 Main Lower */
  276. u32 lut_table2_main_lower; /* LUT2 Main Lower */
  277. u32 lut_table3_main_lower; /* LUT3 Main Lower */
  278. u32 lut_table4_main_lower; /* LUT4 Main Lower */
  279. u32 lut_table0_alternate_upper; /* LUT0 Alternate Upper */
  280. u32 lut_table1_alternate_upper; /* LUT1 Alternate Upper */
  281. u32 lut_table2_alternate_upper; /* LUT2 Alternate Upper */
  282. u32 lut_table3_alternate_upper; /* LUT3 Alternate Upper */
  283. u32 lut_table4_alternate_upper; /* LUT4 Alternate Upper */
  284. u32 lut_table0_alternate_lower; /* LUT0 Alternate Lower */
  285. u32 lut_table1_alternate_lower; /* LUT1 Alternate Lower */
  286. u32 lut_table2_alternate_lower; /* LUT2 Alternate Lower */
  287. u32 lut_table3_alternate_lower; /* LUT3 Alternate Lower */
  288. u32 lut_table4_alternate_lower; /* LUT4 Alternate Lower */
  289. u32 performance_monitor_config;
  290. u32 event_time_counter;
  291. u32 event_time_preset;
  292. u32 performance_monitor1_address_low;
  293. u32 performance_monitor2_address_low;
  294. u32 performance_monitor1_address_hi;
  295. u32 performance_monitor2_address_hi;
  296. u32 res1[2];
  297. u32 performance_monitor1_read_counter;
  298. u32 performance_monitor2_read_counter;
  299. u32 performance_monitor1_write_counter;
  300. u32 performance_monitor2_write_counter;
  301. u32 granted_ack_counter0;
  302. u32 granted_ack_counter1;
  303. u32 granted_ack_counter2;
  304. u32 granted_ack_counter3;
  305. u32 granted_ack_counter4;
  306. u32 cumulative_wait_counter0;
  307. u32 cumulative_wait_counter1;
  308. u32 cumulative_wait_counter2;
  309. u32 cumulative_wait_counter3;
  310. u32 cumulative_wait_counter4;
  311. u32 summed_priority_counter0;
  312. u32 summed_priority_counter1;
  313. u32 summed_priority_counter2;
  314. u32 summed_priority_counter3;
  315. u32 summed_priority_counter4;
  316. u32 res2[0x3AD];
  317. } ddr512x_t;
  318. /* MDDRC SYS CFG and Timing CFG0 Registers */
  319. #define MDDRC_SYS_CFG_EN 0xF0000000
  320. #define MDDRC_SYS_CFG_CKE_MASK 0x40000000
  321. #define MDDRC_SYS_CFG_CMD_MASK 0x10000000
  322. #define MDDRC_REFRESH_ZERO_MASK 0x0000FFFF
  323. /*
  324. * DDR Memory Controller Configuration settings
  325. */
  326. typedef struct ddr512x_config {
  327. u32 ddr_sys_config; /* System Configuration Register */
  328. u32 ddr_time_config0; /* Timing Configuration Register */
  329. u32 ddr_time_config1; /* Timing Configuration Register */
  330. u32 ddr_time_config2; /* Timing Configuration Register */
  331. } ddr512x_config_t;
  332. typedef struct sdram_conf_s {
  333. unsigned long size;
  334. ddr512x_config_t cfg;
  335. } sdram_conf_t;
  336. /*
  337. * DMA/Messaging Unit
  338. */
  339. typedef struct dma512x {
  340. u8 fixme[0x1800];
  341. } dma512x_t;
  342. /*
  343. * PCI Software Configuration Registers
  344. */
  345. typedef struct pciconf512x {
  346. u32 config_address;
  347. u32 config_data;
  348. u32 int_ack;
  349. u8 res[116];
  350. } pciconf512x_t;
  351. /*
  352. * PCI Outbound Translation Register
  353. */
  354. typedef struct pci_outbound_window {
  355. u32 potar;
  356. u8 res0[4];
  357. u32 pobar;
  358. u8 res1[4];
  359. u32 pocmr;
  360. u8 res2[4];
  361. } pot512x_t;
  362. /* POTAR - PCI Outbound Translation Address Register */
  363. #define POTAR_TA_MASK 0x000fffff
  364. /* POBAR - PCI Outbound Base Address Register */
  365. #define POBAR_BA_MASK 0x000fffff
  366. /* POCMR - PCI Outbound Comparision Mask Register */
  367. #define POCMR_EN 0x80000000
  368. #define POCMR_IO 0x40000000 /* 0-memory space 1-I/O space */
  369. #define POCMR_PRE 0x20000000 /* prefetch enable */
  370. #define POCMR_SBS 0x00100000 /* special byte swap enable */
  371. #define POCMR_CM_MASK 0x000fffff
  372. #define POCMR_CM_4G 0x00000000
  373. #define POCMR_CM_2G 0x00080000
  374. #define POCMR_CM_1G 0x000C0000
  375. #define POCMR_CM_512M 0x000E0000
  376. #define POCMR_CM_256M 0x000F0000
  377. #define POCMR_CM_128M 0x000F8000
  378. #define POCMR_CM_64M 0x000FC000
  379. #define POCMR_CM_32M 0x000FE000
  380. #define POCMR_CM_16M 0x000FF000
  381. #define POCMR_CM_8M 0x000FF800
  382. #define POCMR_CM_4M 0x000FFC00
  383. #define POCMR_CM_2M 0x000FFE00
  384. #define POCMR_CM_1M 0x000FFF00
  385. #define POCMR_CM_512K 0x000FFF80
  386. #define POCMR_CM_256K 0x000FFFC0
  387. #define POCMR_CM_128K 0x000FFFE0
  388. #define POCMR_CM_64K 0x000FFFF0
  389. #define POCMR_CM_32K 0x000FFFF8
  390. #define POCMR_CM_16K 0x000FFFFC
  391. #define POCMR_CM_8K 0x000FFFFE
  392. #define POCMR_CM_4K 0x000FFFFF
  393. /*
  394. * Sequencer
  395. */
  396. typedef struct ios512x {
  397. pot512x_t pot[6];
  398. u8 res0[0x60];
  399. u32 pmcr;
  400. u8 res1[4];
  401. u32 dtcr;
  402. u8 res2[4];
  403. } ios512x_t;
  404. /*
  405. * PCI Controller
  406. */
  407. typedef struct pcictrl512x {
  408. u32 esr;
  409. u32 ecdr;
  410. u32 eer;
  411. u32 eatcr;
  412. u32 eacr;
  413. u32 eeacr;
  414. u32 edlcr;
  415. u32 edhcr;
  416. u32 gcr;
  417. u32 ecr;
  418. u32 gsr;
  419. u8 res0[12];
  420. u32 pitar2;
  421. u8 res1[4];
  422. u32 pibar2;
  423. u32 piebar2;
  424. u32 piwar2;
  425. u8 res2[4];
  426. u32 pitar1;
  427. u8 res3[4];
  428. u32 pibar1;
  429. u32 piebar1;
  430. u32 piwar1;
  431. u8 res4[4];
  432. u32 pitar0;
  433. u8 res5[4];
  434. u32 pibar0;
  435. u8 res6[4];
  436. u32 piwar0;
  437. u8 res7[132];
  438. } pcictrl512x_t;
  439. /* PITAR - PCI Inbound Translation Address Register
  440. */
  441. #define PITAR_TA_MASK 0x000fffff
  442. /* PIBAR - PCI Inbound Base/Extended Address Register
  443. */
  444. #define PIBAR_MASK 0xffffffff
  445. #define PIEBAR_EBA_MASK 0x000fffff
  446. /* PIWAR - PCI Inbound Windows Attributes Register
  447. */
  448. #define PIWAR_EN 0x80000000
  449. #define PIWAR_SBS 0x40000000
  450. #define PIWAR_PF 0x20000000
  451. #define PIWAR_RTT_MASK 0x000f0000
  452. #define PIWAR_RTT_NO_SNOOP 0x00040000
  453. #define PIWAR_RTT_SNOOP 0x00050000
  454. #define PIWAR_WTT_MASK 0x0000f000
  455. #define PIWAR_WTT_NO_SNOOP 0x00004000
  456. #define PIWAR_WTT_SNOOP 0x00005000
  457. /*
  458. * MSCAN
  459. */
  460. typedef struct mscan512x {
  461. u8 fixme[0x100];
  462. } mscan512x_t;
  463. /*
  464. * BDLC
  465. */
  466. typedef struct bdlc512x {
  467. u8 fixme[0x100];
  468. } bdlc512x_t;
  469. /*
  470. * SDHC
  471. */
  472. typedef struct sdhc512x {
  473. u8 fixme[0x100];
  474. } sdhc512x_t;
  475. /*
  476. * SPDIF
  477. */
  478. typedef struct spdif512x {
  479. u8 fixme[0x100];
  480. } spdif512x_t;
  481. /*
  482. * I2C
  483. */
  484. typedef struct i2c512x_dev {
  485. volatile u32 madr; /* I2Cn + 0x00 */
  486. volatile u32 mfdr; /* I2Cn + 0x04 */
  487. volatile u32 mcr; /* I2Cn + 0x08 */
  488. volatile u32 msr; /* I2Cn + 0x0C */
  489. volatile u32 mdr; /* I2Cn + 0x10 */
  490. u8 res0[0x0C];
  491. } i2c512x_dev_t;
  492. /* Number of I2C buses */
  493. #define I2C_BUS_CNT 3
  494. typedef struct i2c512x {
  495. i2c512x_dev_t dev[I2C_BUS_CNT];
  496. volatile u32 icr;
  497. volatile u32 mifr;
  498. u8 res0[0x98];
  499. } i2c512x_t;
  500. /* I2Cn control register bits */
  501. #define I2C_EN 0x80
  502. #define I2C_IEN 0x40
  503. #define I2C_STA 0x20
  504. #define I2C_TX 0x10
  505. #define I2C_TXAK 0x08
  506. #define I2C_RSTA 0x04
  507. #define I2C_INIT_MASK (I2C_EN | I2C_STA | I2C_TX | I2C_RSTA)
  508. /* I2Cn status register bits */
  509. #define I2C_CF 0x80
  510. #define I2C_AAS 0x40
  511. #define I2C_BB 0x20
  512. #define I2C_AL 0x10
  513. #define I2C_SRW 0x04
  514. #define I2C_IF 0x02
  515. #define I2C_RXAK 0x01
  516. /*
  517. * AXE
  518. */
  519. typedef struct axe512x {
  520. u8 fixme[0x100];
  521. } axe512x_t;
  522. /*
  523. * DIU
  524. */
  525. typedef struct diu512x {
  526. u8 fixme[0x100];
  527. } diu512x_t;
  528. /*
  529. * CFM
  530. */
  531. typedef struct cfm512x {
  532. u8 fixme[0x100];
  533. } cfm512x_t;
  534. /*
  535. * FEC
  536. */
  537. typedef struct fec512x {
  538. u32 fec_id; /* FEC_ID register */
  539. u32 ievent; /* Interrupt event register */
  540. u32 imask; /* Interrupt mask register */
  541. u32 reserved_01;
  542. u32 r_des_active; /* Receive ring updated flag */
  543. u32 x_des_active; /* Transmit ring updated flag */
  544. u32 reserved_02[3];
  545. u32 ecntrl; /* Ethernet control register */
  546. u32 reserved_03[6];
  547. u32 mii_data; /* MII data register */
  548. u32 mii_speed; /* MII speed register */
  549. u32 reserved_04[7];
  550. u32 mib_control; /* MIB control/status register */
  551. u32 reserved_05[7];
  552. u32 r_cntrl; /* Receive control register */
  553. u32 r_hash; /* Receive hash */
  554. u32 reserved_06[14];
  555. u32 x_cntrl; /* Transmit control register */
  556. u32 reserved_07[7];
  557. u32 paddr1; /* Physical address low */
  558. u32 paddr2; /* Physical address high + type field */
  559. u32 op_pause; /* Opcode + pause duration */
  560. u32 reserved_08[10];
  561. u32 iaddr1; /* Upper 32 bits of individual hash table */
  562. u32 iaddr2; /* Lower 32 bits of individual hash table */
  563. u32 gaddr1; /* Upper 32 bits of group hash table */
  564. u32 gaddr2; /* Lower 32 bits of group hash table */
  565. u32 reserved_09[7];
  566. u32 x_wmrk; /* Transmit FIFO watermark */
  567. u32 reserved_10;
  568. u32 r_bound; /* End of RAM */
  569. u32 r_fstart; /* Receive FIFO start address */
  570. u32 reserved_11[11];
  571. u32 r_des_start; /* Beginning of receive descriptor ring */
  572. u32 x_des_start; /* Pointer to beginning of transmit descriptor ring */
  573. u32 r_buff_size; /* Receive buffer size */
  574. u32 reserved_12[26];
  575. u32 dma_control; /* DMA control for IP bus, AMBA IF + DMA revision */
  576. u32 reserved_13[2];
  577. u32 mib[128]; /* MIB Block Counters */
  578. u32 fifo[256]; /* used by FEC, can only be accessed by DMA */
  579. } fec512x_t;
  580. /*
  581. * ULPI
  582. */
  583. typedef struct ulpi512x {
  584. u8 fixme[0x600];
  585. } ulpi512x_t;
  586. /*
  587. * UTMI
  588. */
  589. typedef struct utmi512x {
  590. u8 fixme[0x3000];
  591. } utmi512x_t;
  592. /*
  593. * PCI DMA
  594. */
  595. typedef struct pcidma512x {
  596. u8 fixme[0x300];
  597. } pcidma512x_t;
  598. /*
  599. * IO Control
  600. */
  601. typedef struct ioctrl512x {
  602. u32 io_control_mem; /* MEM pad ctrl reg */
  603. u32 io_control_gp; /* GP pad ctrl reg */
  604. u32 io_control_lpc_clk; /* LPC_CLK pad ctrl reg */
  605. u32 io_control_lpc_oe; /* LPC_OE pad ctrl reg */
  606. u32 io_control_lpc_rw; /* LPC_R/W pad ctrl reg */
  607. u32 io_control_lpc_ack; /* LPC_ACK pad ctrl reg */
  608. u32 io_control_lpc_cs0; /* LPC_CS0 pad ctrl reg */
  609. u32 io_control_nfc_ce0; /* NFC_CE0 pad ctrl reg */
  610. u32 io_control_lpc_cs1; /* LPC_CS1 pad ctrl reg */
  611. u32 io_control_lpc_cs2; /* LPC_CS2 pad ctrl reg */
  612. u32 io_control_lpc_ax03; /* LPC_AX03 pad ctrl reg */
  613. u32 io_control_emb_ax02; /* EMB_AX02 pad ctrl reg */
  614. u32 io_control_emb_ax01; /* EMB_AX01 pad ctrl reg */
  615. u32 io_control_emb_ax00; /* EMB_AX00 pad ctrl reg */
  616. u32 io_control_emb_ad31; /* EMB_AD31 pad ctrl reg */
  617. u32 io_control_emb_ad30; /* EMB_AD30 pad ctrl reg */
  618. u32 io_control_emb_ad29; /* EMB_AD29 pad ctrl reg */
  619. u32 io_control_emb_ad28; /* EMB_AD28 pad ctrl reg */
  620. u32 io_control_emb_ad27; /* EMB_AD27 pad ctrl reg */
  621. u32 io_control_emb_ad26; /* EMB_AD26 pad ctrl reg */
  622. u32 io_control_emb_ad25; /* EMB_AD25 pad ctrl reg */
  623. u32 io_control_emb_ad24; /* EMB_AD24 pad ctrl reg */
  624. u32 io_control_emb_ad23; /* EMB_AD23 pad ctrl reg */
  625. u32 io_control_emb_ad22; /* EMB_AD22 pad ctrl reg */
  626. u32 io_control_emb_ad21; /* EMB_AD21 pad ctrl reg */
  627. u32 io_control_emb_ad20; /* EMB_AD20 pad ctrl reg */
  628. u32 io_control_emb_ad19; /* EMB_AD19 pad ctrl reg */
  629. u32 io_control_emb_ad18; /* EMB_AD18 pad ctrl reg */
  630. u32 io_control_emb_ad17; /* EMB_AD17 pad ctrl reg */
  631. u32 io_control_emb_ad16; /* EMB_AD16 pad ctrl reg */
  632. u32 io_control_emb_ad15; /* EMB_AD15 pad ctrl reg */
  633. u32 io_control_emb_ad14; /* EMB_AD14 pad ctrl reg */
  634. u32 io_control_emb_ad13; /* EMB_AD13 pad ctrl reg */
  635. u32 io_control_emb_ad12; /* EMB_AD12 pad ctrl reg */
  636. u32 io_control_emb_ad11; /* EMB_AD11 pad ctrl reg */
  637. u32 io_control_emb_ad10; /* EMB_AD10 pad ctrl reg */
  638. u32 io_control_emb_ad09; /* EMB_AD09 pad ctrl reg */
  639. u32 io_control_emb_ad08; /* EMB_AD08 pad ctrl reg */
  640. u32 io_control_emb_ad07; /* EMB_AD07 pad ctrl reg */
  641. u32 io_control_emb_ad06; /* EMB_AD06 pad ctrl reg */
  642. u32 io_control_emb_ad05; /* EMB_AD05 pad ctrl reg */
  643. u32 io_control_emb_ad04; /* EMB_AD04 pad ctrl reg */
  644. u32 io_control_emb_ad03; /* EMB_AD03 pad ctrl reg */
  645. u32 io_control_emb_ad02; /* EMB_AD02 pad ctrl reg */
  646. u32 io_control_emb_ad01; /* EMB_AD01 pad ctrl reg */
  647. u32 io_control_emb_ad00; /* EMB_AD00 pad ctrl reg */
  648. u32 io_control_pata_ce1; /* PATA_CE1 pad ctrl reg */
  649. u32 io_control_pata_ce2; /* PATA_CE2 pad ctrl reg */
  650. u32 io_control_pata_isolate; /* PATA_ISOLATE pad ctrl reg */
  651. u32 io_control_pata_ior; /* PATA_IOR pad ctrl reg */
  652. u32 io_control_pata_iow; /* PATA_IOW pad ctrl reg */
  653. u32 io_control_pata_iochrdy; /* PATA_IOCHRDY pad ctrl reg */
  654. u32 io_control_pata_intrq; /* PATA_INTRQ pad ctrl reg */
  655. u32 io_control_pata_drq; /* PATA_DRQ pad ctrl reg */
  656. u32 io_control_pata_dack; /* PATA_DACK pad ctrl reg */
  657. u32 io_control_nfc_wp; /* NFC_WP pad ctrl reg */
  658. u32 io_control_nfc_rb; /* NFC_RB pad ctrl reg */
  659. u32 io_control_nfc_ale; /* NFC_ALE pad ctrl reg */
  660. u32 io_control_nfc_cle; /* NFC_CLE pad ctrl reg */
  661. u32 io_control_nfc_we; /* NFC_WE pad ctrl reg */
  662. u32 io_control_nfc_re; /* NFC_RE pad ctrl reg */
  663. u32 io_control_pci_ad31; /* PCI_AD31 pad ctrl reg */
  664. u32 io_control_pci_ad30; /* PCI_AD30 pad ctrl reg */
  665. u32 io_control_pci_ad29; /* PCI_AD29 pad ctrl reg */
  666. u32 io_control_pci_ad28; /* PCI_AD28 pad ctrl reg */
  667. u32 io_control_pci_ad27; /* PCI_AD27 pad ctrl reg */
  668. u32 io_control_pci_ad26; /* PCI_AD26 pad ctrl reg */
  669. u32 io_control_pci_ad25; /* PCI_AD25 pad ctrl reg */
  670. u32 io_control_pci_ad24; /* PCI_AD24 pad ctrl reg */
  671. u32 io_control_pci_ad23; /* PCI_AD23 pad ctrl reg */
  672. u32 io_control_pci_ad22; /* PCI_AD22 pad ctrl reg */
  673. u32 io_control_pci_ad21; /* PCI_AD21 pad ctrl reg */
  674. u32 io_control_pci_ad20; /* PCI_AD20 pad ctrl reg */
  675. u32 io_control_pci_ad19; /* PCI_AD19 pad ctrl reg */
  676. u32 io_control_pci_ad18; /* PCI_AD18 pad ctrl reg */
  677. u32 io_control_pci_ad17; /* PCI_AD17 pad ctrl reg */
  678. u32 io_control_pci_ad16; /* PCI_AD16 pad ctrl reg */
  679. u32 io_control_pci_ad15; /* PCI_AD15 pad ctrl reg */
  680. u32 io_control_pci_ad14; /* PCI_AD14 pad ctrl reg */
  681. u32 io_control_pci_ad13; /* PCI_AD13 pad ctrl reg */
  682. u32 io_control_pci_ad12; /* PCI_AD12 pad ctrl reg */
  683. u32 io_control_pci_ad11; /* PCI_AD11 pad ctrl reg */
  684. u32 io_control_pci_ad10; /* PCI_AD10 pad ctrl reg */
  685. u32 io_control_pci_ad09; /* PCI_AD09 pad ctrl reg */
  686. u32 io_control_pci_ad08; /* PCI_AD08 pad ctrl reg */
  687. u32 io_control_pci_ad07; /* PCI_AD07 pad ctrl reg */
  688. u32 io_control_pci_ad06; /* PCI_AD06 pad ctrl reg */
  689. u32 io_control_pci_ad05; /* PCI_AD05 pad ctrl reg */
  690. u32 io_control_pci_ad04; /* PCI_AD04 pad ctrl reg */
  691. u32 io_control_pci_ad03; /* PCI_AD03 pad ctrl reg */
  692. u32 io_control_pci_ad02; /* PCI_AD02 pad ctrl reg */
  693. u32 io_control_pci_ad01; /* PCI_AD01 pad ctrl reg */
  694. u32 io_control_pci_ad00; /* PCI_AD00 pad ctrl reg */
  695. u32 io_control_pci_cbe0; /* PCI_CBE0 pad ctrl reg */
  696. u32 io_control_pci_cbe1; /* PCI_CBE1 pad ctrl reg */
  697. u32 io_control_pci_cbe2; /* PCI_CBE2 pad ctrl reg */
  698. u32 io_control_pci_cbe3; /* PCI_CBE3 pad ctrl reg */
  699. u32 io_control_pci_grant2; /* PCI_GRANT2 pad ctrl reg */
  700. u32 io_control_pci_req2; /* PCI_REQ2 pad ctrl reg */
  701. u32 io_control_pci_grant1; /* PCI_GRANT1 pad ctrl reg */
  702. u32 io_control_pci_req1; /* PCI_REQ1 pad ctrl reg */
  703. u32 io_control_pci_grant0; /* PCI_GRANT0 pad ctrl reg */
  704. u32 io_control_pci_req0; /* PCI_REQ0 pad ctrl reg */
  705. u32 io_control_pci_inta; /* PCI_INTA pad ctrl reg */
  706. u32 io_control_pci_clk; /* PCI_CLK pad ctrl reg */
  707. u32 io_control_pci_rst; /* PCI_RST- pad ctrl reg */
  708. u32 io_control_pci_frame; /* PCI_FRAME pad ctrl reg */
  709. u32 io_control_pci_idsel; /* PCI_IDSEL pad ctrl reg */
  710. u32 io_control_pci_devsel; /* PCI_DEVSEL pad ctrl reg */
  711. u32 io_control_pci_irdy; /* PCI_IRDY pad ctrl reg */
  712. u32 io_control_pci_trdy; /* PCI_TRDY pad ctrl reg */
  713. u32 io_control_pci_stop; /* PCI_STOP pad ctrl reg */
  714. u32 io_control_pci_par; /* PCI_PAR pad ctrl reg */
  715. u32 io_control_pci_perr; /* PCI_PERR pad ctrl reg */
  716. u32 io_control_pci_serr; /* PCI_SERR pad ctrl reg */
  717. u32 io_control_spdif_txclk; /* SPDIF_TXCLK pad ctrl reg */
  718. u32 io_control_spdif_tx; /* SPDIF_TX pad ctrl reg */
  719. u32 io_control_spdif_rx; /* SPDIF_RX pad ctrl reg */
  720. u32 io_control_i2c0_scl; /* I2C0_SCL pad ctrl reg */
  721. u32 io_control_i2c0_sda; /* I2C0_SDA pad ctrl reg */
  722. u32 io_control_i2c1_scl; /* I2C1_SCL pad ctrl reg */
  723. u32 io_control_i2c1_sda; /* I2C1_SDA pad ctrl reg */
  724. u32 io_control_i2c2_scl; /* I2C2_SCL pad ctrl reg */
  725. u32 io_control_i2c2_sda; /* I2C2_SDA pad ctrl reg */
  726. u32 io_control_irq0; /* IRQ0 pad ctrl reg */
  727. u32 io_control_irq1; /* IRQ1 pad ctrl reg */
  728. u32 io_control_can1_tx; /* CAN1_TX pad ctrl reg */
  729. u32 io_control_can2_tx; /* CAN2_TX pad ctrl reg */
  730. u32 io_control_j1850_tx; /* J1850_TX pad ctrl reg */
  731. u32 io_control_j1850_rx; /* J1850_RX pad ctrl reg */
  732. u32 io_control_psc_mclk_in; /* PSC_MCLK_IN pad ctrl reg */
  733. u32 io_control_psc0_0; /* PSC0_0 pad ctrl reg */
  734. u32 io_control_psc0_1; /* PSC0_1 pad ctrl reg */
  735. u32 io_control_psc0_2; /* PSC0_2 pad ctrl reg */
  736. u32 io_control_psc0_3; /* PSC0_3 pad ctrl reg */
  737. u32 io_control_psc0_4; /* PSC0_4 pad ctrl reg */
  738. u32 io_control_psc1_0; /* PSC1_0 pad ctrl reg */
  739. u32 io_control_psc1_1; /* PSC1_1 pad ctrl reg */
  740. u32 io_control_psc1_2; /* PSC1_2 pad ctrl reg */
  741. u32 io_control_psc1_3; /* PSC1_3 pad ctrl reg */
  742. u32 io_control_psc1_4; /* PSC1_4 pad ctrl reg */
  743. u32 io_control_psc2_0; /* PSC2_0 pad ctrl reg */
  744. u32 io_control_psc2_1; /* PSC2_1 pad ctrl reg */
  745. u32 io_control_psc2_2; /* PSC2_2 pad ctrl reg */
  746. u32 io_control_psc2_3; /* PSC2_3 pad ctrl reg */
  747. u32 io_control_psc2_4; /* PSC2_4 pad ctrl reg */
  748. u32 io_control_psc3_0; /* PSC3_0 pad ctrl reg */
  749. u32 io_control_psc3_1; /* PSC3_1 pad ctrl reg */
  750. u32 io_control_psc3_2; /* PSC3_2 pad ctrl reg */
  751. u32 io_control_psc3_3; /* PSC3_3 pad ctrl reg */
  752. u32 io_control_psc3_4; /* PSC3_4 pad ctrl reg */
  753. u32 io_control_psc4_0; /* PSC4_0 pad ctrl reg */
  754. u32 io_control_psc4_1; /* PSC4_1 pad ctrl reg */
  755. u32 io_control_psc4_2; /* PSC4_2 pad ctrl reg */
  756. u32 io_control_psc4_3; /* PSC4_3 pad ctrl reg */
  757. u32 io_control_psc4_4; /* PSC4_4 pad ctrl reg */
  758. u32 io_control_psc5_0; /* PSC5_0 pad ctrl reg */
  759. u32 io_control_psc5_1; /* PSC5_1 pad ctrl reg */
  760. u32 io_control_psc5_2; /* PSC5_2 pad ctrl reg */
  761. u32 io_control_psc5_3; /* PSC5_3 pad ctrl reg */
  762. u32 io_control_psc5_4; /* PSC5_4 pad ctrl reg */
  763. u32 io_control_psc6_0; /* PSC6_0 pad ctrl reg */
  764. u32 io_control_psc6_1; /* PSC6_1 pad ctrl reg */
  765. u32 io_control_psc6_2; /* PSC6_2 pad ctrl reg */
  766. u32 io_control_psc6_3; /* PSC6_3 pad ctrl reg */
  767. u32 io_control_psc6_4; /* PSC6_4 pad ctrl reg */
  768. u32 io_control_psc7_0; /* PSC7_0 pad ctrl reg */
  769. u32 io_control_psc7_1; /* PSC7_1 pad ctrl reg */
  770. u32 io_control_psc7_2; /* PSC7_2 pad ctrl reg */
  771. u32 io_control_psc7_3; /* PSC7_3 pad ctrl reg */
  772. u32 io_control_psc7_4; /* PSC7_4 pad ctrl reg */
  773. u32 io_control_psc8_0; /* PSC8_0 pad ctrl reg */
  774. u32 io_control_psc8_1; /* PSC8_1 pad ctrl reg */
  775. u32 io_control_psc8_2; /* PSC8_2 pad ctrl reg */
  776. u32 io_control_psc8_3; /* PSC8_3 pad ctrl reg */
  777. u32 io_control_psc8_4; /* PSC8_4 pad ctrl reg */
  778. u32 io_control_psc9_0; /* PSC9_0 pad ctrl reg */
  779. u32 io_control_psc9_1; /* PSC9_1 pad ctrl reg */
  780. u32 io_control_psc9_2; /* PSC9_2 pad ctrl reg */
  781. u32 io_control_psc9_3; /* PSC9_3 pad ctrl reg */
  782. u32 io_control_psc9_4; /* PSC9_4 pad ctrl reg */
  783. u32 io_control_psc10_0; /* PSC10_0 pad ctrl reg */
  784. u32 io_control_psc10_1; /* PSC10_1 pad ctrl reg */
  785. u32 io_control_psc10_2; /* PSC10_2 pad ctrl reg */
  786. u32 io_control_psc10_3; /* PSC10_3 pad ctrl reg */
  787. u32 io_control_psc10_4; /* PSC10_4 pad ctrl reg */
  788. u32 io_control_psc11_0; /* PSC11_0 pad ctrl reg */
  789. u32 io_control_psc11_1; /* PSC11_1 pad ctrl reg */
  790. u32 io_control_psc11_2; /* PSC11_2 pad ctrl reg */
  791. u32 io_control_psc11_3; /* PSC11_3 pad ctrl reg */
  792. u32 io_control_psc11_4; /* PSC11_4 pad ctrl reg */
  793. u32 io_control_ckstp_out; /* CKSTP_OUT pad ctrl reg */
  794. u32 io_control_usb_phy_drvvbus; /* USB2_DRVVBUS pad ctrl reg */
  795. u8 reserved[0x0cfc]; /* fill to 4096 bytes size */
  796. } ioctrl512x_t;
  797. /* IO pin fields */
  798. #define IO_PIN_FMUX(v) ((v) << 7) /* pin function */
  799. #define IO_PIN_HOLD(v) ((v) << 5) /* hold time, pci only */
  800. #define IO_PIN_PUD(v) ((v) << 4) /* if PUE, 0=pull-down, 1=pull-up */
  801. #define IO_PIN_PUE(v) ((v) << 3) /* pull up/down enable */
  802. #define IO_PIN_ST(v) ((v) << 2) /* schmitt trigger */
  803. #define IO_PIN_DS(v) ((v)) /* slew rate */
  804. typedef struct iopin_t {
  805. int p_offset; /* offset from IOCTL_MEM_OFFSET */
  806. int nr_pins; /* number of pins to set this way */
  807. int bit_or; /* or in the value instead of overwrite */
  808. u_long val; /* value to write or or */
  809. }iopin_t;
  810. void iopin_initialize(iopin_t *,int);
  811. /*
  812. * support to adjust individual parts of the IO pin setup
  813. */
  814. #define IO_PIN_OVER_EACH (1 << 0) /* for compatibility */
  815. #define IO_PIN_OVER_FMUX (1 << 1)
  816. #define IO_PIN_OVER_HOLD (1 << 2)
  817. #define IO_PIN_OVER_PULL (1 << 3)
  818. #define IO_PIN_OVER_STRIG (1 << 4)
  819. #define IO_PIN_OVER_DRVSTR (1 << 5)
  820. void iopin_initialize_bits(iopin_t *, int);
  821. /*
  822. * IIM
  823. */
  824. typedef struct iim512x {
  825. u32 stat; /* IIM status register */
  826. u32 statm; /* IIM status IRQ mask */
  827. u32 err; /* IIM errors register */
  828. u32 emask; /* IIM error IRQ mask */
  829. u32 fctl; /* IIM fuse control register */
  830. u32 ua; /* IIM upper address register */
  831. u32 la; /* IIM lower address register */
  832. u32 sdat; /* IIM explicit sense data */
  833. u8 res0[0x08];
  834. u32 prg_p; /* IIM program protection register */
  835. u8 res1[0x10];
  836. u32 divide; /* IIM divide factor register */
  837. u8 res2[0x7c0];
  838. u32 fbac0; /* IIM fuse bank 0 prot (for Freescale use) */
  839. u32 fb0w0[0x1f]; /* IIM fuse bank 0 data (for Freescale use) */
  840. u8 res3[0x380];
  841. u32 fbac1; /* IIM fuse bank 1 protection */
  842. u32 fb1w1[0x01f]; /* IIM fuse bank 1 data */
  843. u8 res4[0x380];
  844. } iim512x_t;
  845. /*
  846. * LPC
  847. */
  848. typedef struct lpc512x {
  849. u32 cs_cfg[8]; /* Chip Select N Configuration Registers
  850. No dedicated entry for CS Boot as == CS0 */
  851. u32 cs_cr; /* Chip Select Control Register */
  852. u32 cs_sr; /* Chip Select Status Register */
  853. u32 cs_bcr; /* Chip Select Burst Control Register */
  854. u32 cs_dccr; /* Chip Select Deadcycle Control Register */
  855. u32 cs_hccr; /* Chip Select Holdcycle Control Register */
  856. u32 altr; /* Address Latch Timing Register */
  857. u8 res0[0xc8];
  858. u32 sclpc_psr; /* SCLPC Packet Size Register */
  859. u32 sclpc_sar; /* SCLPC Start Address Register */
  860. u32 sclpc_cr; /* SCLPC Control Register */
  861. u32 sclpc_er; /* SCLPC Enable Register */
  862. u32 sclpc_nar; /* SCLPC NextAddress Register */
  863. u32 sclpc_sr; /* SCLPC Status Register */
  864. u32 sclpc_bdr; /* SCLPC Bytes Done Register */
  865. u32 emb_scr; /* EMB Share Counter Register */
  866. u32 emb_pcr; /* EMB Pause Control Register */
  867. u8 res1[0x1c];
  868. u32 lpc_fdwr; /* LPC RX/TX FIFO Data Word Register */
  869. u32 lpc_fsr; /* LPC RX/TX FIFO Status Register */
  870. u32 lpc_cr; /* LPC RX/TX FIFO Control Register */
  871. u32 lpc_ar; /* LPC RX/TX FIFO Alarm Register */
  872. u8 res2[0xb0];
  873. } lpc512x_t;
  874. /*
  875. * PATA
  876. */
  877. typedef struct pata512x {
  878. /* LOCAL Registers */
  879. u32 pata_time1; /* Time register 1: PIO and tx timing parameter */
  880. u32 pata_time2; /* Time register 2: PIO timing parameter */
  881. u32 pata_time3; /* Time register 3: PIO and MDMA timing parameter */
  882. u32 pata_time4; /* Time register 4: MDMA and UDMA timing parameter */
  883. u32 pata_time5; /* Time register 5: UDMA timing parameter */
  884. u32 pata_time6; /* Time register 6: UDMA timing parameter */
  885. u32 pata_fifo_data32; /* 32bit wide dataport to/from FIFO */
  886. u32 pata_fifo_data16; /* 16bit wide dataport to/from FIFO */
  887. u32 pata_fifo_fill; /* FIFO filling in halfwords (READONLY)*/
  888. u32 pata_ata_control; /* ATA Interface control register */
  889. u32 pata_irq_pending; /* Interrupt pending register (READONLY) */
  890. u32 pata_irq_enable; /* Interrupt enable register */
  891. u32 pata_irq_clear; /* Interrupt clear register (WRITEONLY)*/
  892. u32 pata_fifo_alarm; /* fifo alarm threshold */
  893. u32 res1[0x1A];
  894. /* DRIVE Registers */
  895. u32 pata_drive_data; /* drive data register*/
  896. u32 pata_drive_features;/* drive features register */
  897. u32 pata_drive_sectcnt; /* drive sector count register */
  898. u32 pata_drive_sectnum; /* drive sector number register */
  899. u32 pata_drive_cyllow; /* drive cylinder low register */
  900. u32 pata_drive_cylhigh; /* drive cylinder high register */
  901. u32 pata_drive_dev_head;/* drive device head register */
  902. u32 pata_drive_command; /* write = drive command, read = drive status reg */
  903. u32 res2[0x06];
  904. u32 pata_drive_alt_stat;/* write = drive control, read = drive alt status reg */
  905. u32 res3[0x09];
  906. } pata512x_t;
  907. /*
  908. * PSC
  909. */
  910. typedef struct psc512x {
  911. volatile u8 mode; /* PSC + 0x00 */
  912. volatile u8 res0[3];
  913. union { /* PSC + 0x04 */
  914. volatile u16 status;
  915. volatile u16 clock_select;
  916. } sr_csr;
  917. #define psc_status sr_csr.status
  918. #define psc_clock_select sr_csr.clock_select
  919. volatile u16 res1;
  920. volatile u8 command; /* PSC + 0x08 */
  921. volatile u8 res2[3];
  922. union { /* PSC + 0x0c */
  923. volatile u8 buffer_8;
  924. volatile u16 buffer_16;
  925. volatile u32 buffer_32;
  926. } buffer;
  927. #define psc_buffer_8 buffer.buffer_8
  928. #define psc_buffer_16 buffer.buffer_16
  929. #define psc_buffer_32 buffer.buffer_32
  930. union { /* PSC + 0x10 */
  931. volatile u8 ipcr;
  932. volatile u8 acr;
  933. } ipcr_acr;
  934. #define psc_ipcr ipcr_acr.ipcr
  935. #define psc_acr ipcr_acr.acr
  936. volatile u8 res3[3];
  937. union { /* PSC + 0x14 */
  938. volatile u16 isr;
  939. volatile u16 imr;
  940. } isr_imr;
  941. #define psc_isr isr_imr.isr
  942. #define psc_imr isr_imr.imr
  943. volatile u16 res4;
  944. volatile u8 ctur; /* PSC + 0x18 */
  945. volatile u8 res5[3];
  946. volatile u8 ctlr; /* PSC + 0x1c */
  947. volatile u8 res6[3];
  948. volatile u32 ccr; /* PSC + 0x20 */
  949. volatile u8 res7[12];
  950. volatile u8 ivr; /* PSC + 0x30 */
  951. volatile u8 res8[3];
  952. volatile u8 ip; /* PSC + 0x34 */
  953. volatile u8 res9[3];
  954. volatile u8 op1; /* PSC + 0x38 */
  955. volatile u8 res10[3];
  956. volatile u8 op0; /* PSC + 0x3c */
  957. volatile u8 res11[3];
  958. volatile u32 sicr; /* PSC + 0x40 */
  959. volatile u8 res12[60];
  960. volatile u32 tfcmd; /* PSC + 0x80 */
  961. volatile u32 tfalarm; /* PSC + 0x84 */
  962. volatile u32 tfstat; /* PSC + 0x88 */
  963. volatile u32 tfintstat; /* PSC + 0x8C */
  964. volatile u32 tfintmask; /* PSC + 0x90 */
  965. volatile u32 tfcount; /* PSC + 0x94 */
  966. volatile u16 tfwptr; /* PSC + 0x98 */
  967. volatile u16 tfrptr; /* PSC + 0x9A */
  968. volatile u32 tfsize; /* PSC + 0x9C */
  969. volatile u8 res13[28];
  970. union { /* PSC + 0xBC */
  971. volatile u8 buffer_8;
  972. volatile u16 buffer_16;
  973. volatile u32 buffer_32;
  974. } tfdata_buffer;
  975. #define tfdata_8 tfdata_buffer.buffer_8
  976. #define tfdata_16 tfdata_buffer.buffer_16
  977. #define tfdata_32 tfdata_buffer.buffer_32
  978. volatile u32 rfcmd; /* PSC + 0xC0 */
  979. volatile u32 rfalarm; /* PSC + 0xC4 */
  980. volatile u32 rfstat; /* PSC + 0xC8 */
  981. volatile u32 rfintstat; /* PSC + 0xCC */
  982. volatile u32 rfintmask; /* PSC + 0xD0 */
  983. volatile u32 rfcount; /* PSC + 0xD4 */
  984. volatile u16 rfwptr; /* PSC + 0xD8 */
  985. volatile u16 rfrptr; /* PSC + 0xDA */
  986. volatile u32 rfsize; /* PSC + 0xDC */
  987. volatile u8 res18[28];
  988. union { /* PSC + 0xFC */
  989. volatile u8 buffer_8;
  990. volatile u16 buffer_16;
  991. volatile u32 buffer_32;
  992. } rfdata_buffer;
  993. #define rfdata_8 rfdata_buffer.buffer_8
  994. #define rfdata_16 rfdata_buffer.buffer_16
  995. #define rfdata_32 rfdata_buffer.buffer_32
  996. } psc512x_t;
  997. /* PSC FIFO Command values */
  998. #define PSC_FIFO_RESET_SLICE 0x80
  999. #define PSC_FIFO_ENABLE_SLICE 0x01
  1000. /* PSC FIFO Controller Command values */
  1001. #define FIFOC_ENABLE_CLOCK_GATE 0x01
  1002. #define FIFOC_DISABLE_CLOCK_GATE 0x00
  1003. /* PSC FIFO status */
  1004. #define PSC_FIFO_EMPTY 0x01
  1005. /* PSC Command values */
  1006. #define PSC_RX_ENABLE 0x01
  1007. #define PSC_RX_DISABLE 0x02
  1008. #define PSC_TX_ENABLE 0x04
  1009. #define PSC_TX_DISABLE 0x08
  1010. #define PSC_SEL_MODE_REG_1 0x10
  1011. #define PSC_RST_RX 0x20
  1012. #define PSC_RST_TX 0x30
  1013. #define PSC_RST_ERR_STAT 0x40
  1014. #define PSC_RST_BRK_CHG_INT 0x50
  1015. #define PSC_START_BRK 0x60
  1016. #define PSC_STOP_BRK 0x70
  1017. /* PSC status register bits */
  1018. #define PSC_SR_CDE 0x0080
  1019. #define PSC_SR_TXEMP 0x0800
  1020. #define PSC_SR_OE 0x1000
  1021. #define PSC_SR_PE 0x2000
  1022. #define PSC_SR_FE 0x4000
  1023. #define PSC_SR_RB 0x8000
  1024. /* PSC mode fields */
  1025. #define PSC_MODE_5_BITS 0x00
  1026. #define PSC_MODE_6_BITS 0x01
  1027. #define PSC_MODE_7_BITS 0x02
  1028. #define PSC_MODE_8_BITS 0x03
  1029. #define PSC_MODE_PAREVEN 0x00
  1030. #define PSC_MODE_PARODD 0x04
  1031. #define PSC_MODE_PARFORCE 0x08
  1032. #define PSC_MODE_PARNONE 0x10
  1033. #define PSC_MODE_ENTIMEOUT 0x20
  1034. #define PSC_MODE_RXRTS 0x80
  1035. #define PSC_MODE_1_STOPBIT 0x07
  1036. /*
  1037. * FIFOC
  1038. */
  1039. typedef struct fifoc512x {
  1040. u32 fifoc_cmd;
  1041. u32 fifoc_int;
  1042. u32 fifoc_dma;
  1043. u32 fifoc_axe;
  1044. u32 fifoc_debug;
  1045. u8 fixme[0xEC];
  1046. } fifoc512x_t;
  1047. /*
  1048. * Centralized FIFO Controller has internal memory for all 12 PSCs FIFOs
  1049. *
  1050. * NOTE: individual PSC units are free to use whatever area (and size) of the
  1051. * FIFOC internal memory, so make sure memory areas for FIFO slices used by
  1052. * different PSCs do not overlap!
  1053. *
  1054. * Overall size of FIFOC memory is not documented in the MPC5121e RM, but
  1055. * tests indicate that it is 1024 words total.
  1056. *
  1057. * *_TX_SIZE and *_RX_SIZE is the number of 4-byte words for FIFO slice.
  1058. */
  1059. #define FIFOC_PSC0_TX_SIZE 0x04
  1060. #define FIFOC_PSC0_TX_ADDR 0x0
  1061. #define FIFOC_PSC0_RX_SIZE 0x04
  1062. #define FIFOC_PSC0_RX_ADDR 0x10
  1063. #define FIFOC_PSC1_TX_SIZE 0x04
  1064. #define FIFOC_PSC1_TX_ADDR 0x20
  1065. #define FIFOC_PSC1_RX_SIZE 0x04
  1066. #define FIFOC_PSC1_RX_ADDR 0x30
  1067. #define FIFOC_PSC2_TX_SIZE 0x04
  1068. #define FIFOC_PSC2_TX_ADDR 0x40
  1069. #define FIFOC_PSC2_RX_SIZE 0x04
  1070. #define FIFOC_PSC2_RX_ADDR 0x50
  1071. #define FIFOC_PSC3_TX_SIZE 0x04
  1072. #define FIFOC_PSC3_TX_ADDR 0x60
  1073. #define FIFOC_PSC3_RX_SIZE 0x04
  1074. #define FIFOC_PSC3_RX_ADDR 0x70
  1075. #define FIFOC_PSC4_TX_SIZE 0x04
  1076. #define FIFOC_PSC4_TX_ADDR 0x80
  1077. #define FIFOC_PSC4_RX_SIZE 0x04
  1078. #define FIFOC_PSC4_RX_ADDR 0x90
  1079. #define FIFOC_PSC5_TX_SIZE 0x04
  1080. #define FIFOC_PSC5_TX_ADDR 0xa0
  1081. #define FIFOC_PSC5_RX_SIZE 0x04
  1082. #define FIFOC_PSC5_RX_ADDR 0xb0
  1083. #define FIFOC_PSC6_TX_SIZE 0x04
  1084. #define FIFOC_PSC6_TX_ADDR 0xc0
  1085. #define FIFOC_PSC6_RX_SIZE 0x04
  1086. #define FIFOC_PSC6_RX_ADDR 0xd0
  1087. #define FIFOC_PSC7_TX_SIZE 0x04
  1088. #define FIFOC_PSC7_TX_ADDR 0xe0
  1089. #define FIFOC_PSC7_RX_SIZE 0x04
  1090. #define FIFOC_PSC7_RX_ADDR 0xf0
  1091. #define FIFOC_PSC8_TX_SIZE 0x04
  1092. #define FIFOC_PSC8_TX_ADDR 0x100
  1093. #define FIFOC_PSC8_RX_SIZE 0x04
  1094. #define FIFOC_PSC8_RX_ADDR 0x110
  1095. #define FIFOC_PSC9_TX_SIZE 0x04
  1096. #define FIFOC_PSC9_TX_ADDR 0x120
  1097. #define FIFOC_PSC9_RX_SIZE 0x04
  1098. #define FIFOC_PSC9_RX_ADDR 0x130
  1099. #define FIFOC_PSC10_TX_SIZE 0x04
  1100. #define FIFOC_PSC10_TX_ADDR 0x140
  1101. #define FIFOC_PSC10_RX_SIZE 0x04
  1102. #define FIFOC_PSC10_RX_ADDR 0x150
  1103. #define FIFOC_PSC11_TX_SIZE 0x04
  1104. #define FIFOC_PSC11_TX_ADDR 0x160
  1105. #define FIFOC_PSC11_RX_SIZE 0x04
  1106. #define FIFOC_PSC11_RX_ADDR 0x170
  1107. /*
  1108. * SATA
  1109. */
  1110. typedef struct sata512x {
  1111. u8 fixme[0x2000];
  1112. } sata512x_t;
  1113. typedef struct immap {
  1114. sysconf512x_t sysconf; /* System configuration */
  1115. u8 res0[0x700];
  1116. wdt512x_t wdt; /* Watch Dog Timer (WDT) */
  1117. rtclk512x_t rtc; /* Real Time Clock Module */
  1118. gpt512x_t gpt; /* General Purpose Timer */
  1119. ipic512x_t ipic; /* Integrated Programmable Interrupt Controller */
  1120. arbiter512x_t arbiter; /* CSB Arbiter */
  1121. reset512x_t reset; /* Reset Module */
  1122. clk512x_t clk; /* Clock Module */
  1123. pmc512x_t pmc; /* Power Management Control Module */
  1124. gpio512x_t gpio; /* General purpose I/O module */
  1125. u8 res1[0x100];
  1126. mscan512x_t mscan; /* MSCAN */
  1127. bdlc512x_t bdlc; /* BDLC */
  1128. sdhc512x_t sdhc; /* SDHC */
  1129. spdif512x_t spdif; /* SPDIF */
  1130. i2c512x_t i2c; /* I2C Controllers */
  1131. u8 res2[0x800];
  1132. axe512x_t axe; /* AXE */
  1133. diu512x_t diu; /* Display Interface Unit */
  1134. cfm512x_t cfm; /* Clock Frequency Measurement */
  1135. u8 res3[0x500];
  1136. fec512x_t fec; /* Fast Ethernet Controller */
  1137. ulpi512x_t ulpi; /* USB ULPI */
  1138. u8 res4[0xa00];
  1139. utmi512x_t utmi; /* USB UTMI */
  1140. u8 res5[0x1000];
  1141. pcidma512x_t pci_dma; /* PCI DMA */
  1142. pciconf512x_t pci_conf; /* PCI Configuration */
  1143. u8 res6[0x80];
  1144. ios512x_t ios; /* PCI Sequencer */
  1145. pcictrl512x_t pci_ctrl; /* PCI Controller Control and Status */
  1146. u8 res7[0xa00];
  1147. ddr512x_t mddrc; /* Multi-port DDR Memory Controller */
  1148. ioctrl512x_t io_ctrl; /* IO Control */
  1149. iim512x_t iim; /* IC Identification module */
  1150. u8 res8[0x4000];
  1151. lpc512x_t lpc; /* LocalPlus Controller */
  1152. pata512x_t pata; /* Parallel ATA */
  1153. u8 res9[0xd00];
  1154. psc512x_t psc[12]; /* PSCs */
  1155. u8 res10[0x300];
  1156. fifoc512x_t fifoc; /* FIFO Controller */
  1157. u8 res11[0x2000];
  1158. dma512x_t dma; /* DMA */
  1159. u8 res12[0xa800];
  1160. sata512x_t sata; /* Serial ATA */
  1161. u8 res13[0xde000];
  1162. } immap_t;
  1163. /* provide interface to get PATA base address */
  1164. static inline u32 get_pata_base (void)
  1165. {
  1166. volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
  1167. return (u32)(&im->pata);
  1168. }
  1169. #endif /* __ASSEMBLY__ */
  1170. #define CONFIG_SYS_MPC512x_USB_OFFSET 0x4000
  1171. #define CONFIG_SYS_MPC512x_USB_ADDR \
  1172. (CONFIG_SYS_IMMR + CONFIG_SYS_MPC512x_USB_OFFSET)
  1173. #define IIM_BASE_ADDR (CONFIG_SYS_IMMR + offsetof(immap_t, iim))
  1174. #endif /* __IMMAP_512x__ */