pci.h 67 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2001 Sysgo Real-Time Solutions, GmbH <www.elinos.com>
  4. * Andreas Heppel <aheppel@sysgo.de>
  5. *
  6. * (C) Copyright 2002
  7. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  8. */
  9. #ifndef _PCI_H
  10. #define _PCI_H
  11. #define PCI_CFG_SPACE_SIZE 256
  12. #define PCI_CFG_SPACE_EXP_SIZE 4096
  13. /*
  14. * Under PCI, each device has 256 bytes of configuration address space,
  15. * of which the first 64 bytes are standardized as follows:
  16. */
  17. #define PCI_STD_HEADER_SIZEOF 64
  18. #define PCI_VENDOR_ID 0x00 /* 16 bits */
  19. #define PCI_DEVICE_ID 0x02 /* 16 bits */
  20. #define PCI_COMMAND 0x04 /* 16 bits */
  21. #define PCI_COMMAND_IO 0x1 /* Enable response in I/O space */
  22. #define PCI_COMMAND_MEMORY 0x2 /* Enable response in Memory space */
  23. #define PCI_COMMAND_MASTER 0x4 /* Enable bus mastering */
  24. #define PCI_COMMAND_SPECIAL 0x8 /* Enable response to special cycles */
  25. #define PCI_COMMAND_INVALIDATE 0x10 /* Use memory write and invalidate */
  26. #define PCI_COMMAND_VGA_PALETTE 0x20 /* Enable palette snooping */
  27. #define PCI_COMMAND_PARITY 0x40 /* Enable parity checking */
  28. #define PCI_COMMAND_WAIT 0x80 /* Enable address/data stepping */
  29. #define PCI_COMMAND_SERR 0x100 /* Enable SERR */
  30. #define PCI_COMMAND_FAST_BACK 0x200 /* Enable back-to-back writes */
  31. #define PCI_STATUS 0x06 /* 16 bits */
  32. #define PCI_STATUS_CAP_LIST 0x10 /* Support Capability List */
  33. #define PCI_STATUS_66MHZ 0x20 /* Support 66 Mhz PCI 2.1 bus */
  34. #define PCI_STATUS_UDF 0x40 /* Support User Definable Features [obsolete] */
  35. #define PCI_STATUS_FAST_BACK 0x80 /* Accept fast-back to back */
  36. #define PCI_STATUS_PARITY 0x100 /* Detected parity error */
  37. #define PCI_STATUS_DEVSEL_MASK 0x600 /* DEVSEL timing */
  38. #define PCI_STATUS_DEVSEL_FAST 0x000
  39. #define PCI_STATUS_DEVSEL_MEDIUM 0x200
  40. #define PCI_STATUS_DEVSEL_SLOW 0x400
  41. #define PCI_STATUS_SIG_TARGET_ABORT 0x800 /* Set on target abort */
  42. #define PCI_STATUS_REC_TARGET_ABORT 0x1000 /* Master ack of " */
  43. #define PCI_STATUS_REC_MASTER_ABORT 0x2000 /* Set on master abort */
  44. #define PCI_STATUS_SIG_SYSTEM_ERROR 0x4000 /* Set when we drive SERR */
  45. #define PCI_STATUS_DETECTED_PARITY 0x8000 /* Set on parity error */
  46. #define PCI_CLASS_REVISION 0x08 /* High 24 bits are class, low 8
  47. revision */
  48. #define PCI_REVISION_ID 0x08 /* Revision ID */
  49. #define PCI_CLASS_PROG 0x09 /* Reg. Level Programming Interface */
  50. #define PCI_CLASS_DEVICE 0x0a /* Device class */
  51. #define PCI_CLASS_CODE 0x0b /* Device class code */
  52. #define PCI_CLASS_CODE_TOO_OLD 0x00
  53. #define PCI_CLASS_CODE_STORAGE 0x01
  54. #define PCI_CLASS_CODE_NETWORK 0x02
  55. #define PCI_CLASS_CODE_DISPLAY 0x03
  56. #define PCI_CLASS_CODE_MULTIMEDIA 0x04
  57. #define PCI_CLASS_CODE_MEMORY 0x05
  58. #define PCI_CLASS_CODE_BRIDGE 0x06
  59. #define PCI_CLASS_CODE_COMM 0x07
  60. #define PCI_CLASS_CODE_PERIPHERAL 0x08
  61. #define PCI_CLASS_CODE_INPUT 0x09
  62. #define PCI_CLASS_CODE_DOCKING 0x0A
  63. #define PCI_CLASS_CODE_PROCESSOR 0x0B
  64. #define PCI_CLASS_CODE_SERIAL 0x0C
  65. #define PCI_CLASS_CODE_WIRELESS 0x0D
  66. #define PCI_CLASS_CODE_I2O 0x0E
  67. #define PCI_CLASS_CODE_SATELLITE 0x0F
  68. #define PCI_CLASS_CODE_CRYPTO 0x10
  69. #define PCI_CLASS_CODE_DATA 0x11
  70. /* Base Class 0x12 - 0xFE is reserved */
  71. #define PCI_CLASS_CODE_OTHER 0xFF
  72. #define PCI_CLASS_SUB_CODE 0x0a /* Device sub-class code */
  73. #define PCI_CLASS_SUB_CODE_TOO_OLD_NOTVGA 0x00
  74. #define PCI_CLASS_SUB_CODE_TOO_OLD_VGA 0x01
  75. #define PCI_CLASS_SUB_CODE_STORAGE_SCSI 0x00
  76. #define PCI_CLASS_SUB_CODE_STORAGE_IDE 0x01
  77. #define PCI_CLASS_SUB_CODE_STORAGE_FLOPPY 0x02
  78. #define PCI_CLASS_SUB_CODE_STORAGE_IPIBUS 0x03
  79. #define PCI_CLASS_SUB_CODE_STORAGE_RAID 0x04
  80. #define PCI_CLASS_SUB_CODE_STORAGE_ATA 0x05
  81. #define PCI_CLASS_SUB_CODE_STORAGE_SATA 0x06
  82. #define PCI_CLASS_SUB_CODE_STORAGE_SAS 0x07
  83. #define PCI_CLASS_SUB_CODE_STORAGE_OTHER 0x80
  84. #define PCI_CLASS_SUB_CODE_NETWORK_ETHERNET 0x00
  85. #define PCI_CLASS_SUB_CODE_NETWORK_TOKENRING 0x01
  86. #define PCI_CLASS_SUB_CODE_NETWORK_FDDI 0x02
  87. #define PCI_CLASS_SUB_CODE_NETWORK_ATM 0x03
  88. #define PCI_CLASS_SUB_CODE_NETWORK_ISDN 0x04
  89. #define PCI_CLASS_SUB_CODE_NETWORK_WORLDFIP 0x05
  90. #define PCI_CLASS_SUB_CODE_NETWORK_PICMG 0x06
  91. #define PCI_CLASS_SUB_CODE_NETWORK_OTHER 0x80
  92. #define PCI_CLASS_SUB_CODE_DISPLAY_VGA 0x00
  93. #define PCI_CLASS_SUB_CODE_DISPLAY_XGA 0x01
  94. #define PCI_CLASS_SUB_CODE_DISPLAY_3D 0x02
  95. #define PCI_CLASS_SUB_CODE_DISPLAY_OTHER 0x80
  96. #define PCI_CLASS_SUB_CODE_MULTIMEDIA_VIDEO 0x00
  97. #define PCI_CLASS_SUB_CODE_MULTIMEDIA_AUDIO 0x01
  98. #define PCI_CLASS_SUB_CODE_MULTIMEDIA_PHONE 0x02
  99. #define PCI_CLASS_SUB_CODE_MULTIMEDIA_OTHER 0x80
  100. #define PCI_CLASS_SUB_CODE_MEMORY_RAM 0x00
  101. #define PCI_CLASS_SUB_CODE_MEMORY_FLASH 0x01
  102. #define PCI_CLASS_SUB_CODE_MEMORY_OTHER 0x80
  103. #define PCI_CLASS_SUB_CODE_BRIDGE_HOST 0x00
  104. #define PCI_CLASS_SUB_CODE_BRIDGE_ISA 0x01
  105. #define PCI_CLASS_SUB_CODE_BRIDGE_EISA 0x02
  106. #define PCI_CLASS_SUB_CODE_BRIDGE_MCA 0x03
  107. #define PCI_CLASS_SUB_CODE_BRIDGE_PCI 0x04
  108. #define PCI_CLASS_SUB_CODE_BRIDGE_PCMCIA 0x05
  109. #define PCI_CLASS_SUB_CODE_BRIDGE_NUBUS 0x06
  110. #define PCI_CLASS_SUB_CODE_BRIDGE_CARDBUS 0x07
  111. #define PCI_CLASS_SUB_CODE_BRIDGE_RACEWAY 0x08
  112. #define PCI_CLASS_SUB_CODE_BRIDGE_SEMI_PCI 0x09
  113. #define PCI_CLASS_SUB_CODE_BRIDGE_INFINIBAND 0x0A
  114. #define PCI_CLASS_SUB_CODE_BRIDGE_OTHER 0x80
  115. #define PCI_CLASS_SUB_CODE_COMM_SERIAL 0x00
  116. #define PCI_CLASS_SUB_CODE_COMM_PARALLEL 0x01
  117. #define PCI_CLASS_SUB_CODE_COMM_MULTIPORT 0x02
  118. #define PCI_CLASS_SUB_CODE_COMM_MODEM 0x03
  119. #define PCI_CLASS_SUB_CODE_COMM_GPIB 0x04
  120. #define PCI_CLASS_SUB_CODE_COMM_SMARTCARD 0x05
  121. #define PCI_CLASS_SUB_CODE_COMM_OTHER 0x80
  122. #define PCI_CLASS_SUB_CODE_PERIPHERAL_PIC 0x00
  123. #define PCI_CLASS_SUB_CODE_PERIPHERAL_DMA 0x01
  124. #define PCI_CLASS_SUB_CODE_PERIPHERAL_TIMER 0x02
  125. #define PCI_CLASS_SUB_CODE_PERIPHERAL_RTC 0x03
  126. #define PCI_CLASS_SUB_CODE_PERIPHERAL_HOTPLUG 0x04
  127. #define PCI_CLASS_SUB_CODE_PERIPHERAL_SD 0x05
  128. #define PCI_CLASS_SUB_CODE_PERIPHERAL_OTHER 0x80
  129. #define PCI_CLASS_SUB_CODE_INPUT_KEYBOARD 0x00
  130. #define PCI_CLASS_SUB_CODE_INPUT_DIGITIZER 0x01
  131. #define PCI_CLASS_SUB_CODE_INPUT_MOUSE 0x02
  132. #define PCI_CLASS_SUB_CODE_INPUT_SCANNER 0x03
  133. #define PCI_CLASS_SUB_CODE_INPUT_GAMEPORT 0x04
  134. #define PCI_CLASS_SUB_CODE_INPUT_OTHER 0x80
  135. #define PCI_CLASS_SUB_CODE_DOCKING_GENERIC 0x00
  136. #define PCI_CLASS_SUB_CODE_DOCKING_OTHER 0x80
  137. #define PCI_CLASS_SUB_CODE_PROCESSOR_386 0x00
  138. #define PCI_CLASS_SUB_CODE_PROCESSOR_486 0x01
  139. #define PCI_CLASS_SUB_CODE_PROCESSOR_PENTIUM 0x02
  140. #define PCI_CLASS_SUB_CODE_PROCESSOR_ALPHA 0x10
  141. #define PCI_CLASS_SUB_CODE_PROCESSOR_POWERPC 0x20
  142. #define PCI_CLASS_SUB_CODE_PROCESSOR_MIPS 0x30
  143. #define PCI_CLASS_SUB_CODE_PROCESSOR_COPROC 0x40
  144. #define PCI_CLASS_SUB_CODE_SERIAL_1394 0x00
  145. #define PCI_CLASS_SUB_CODE_SERIAL_ACCESSBUS 0x01
  146. #define PCI_CLASS_SUB_CODE_SERIAL_SSA 0x02
  147. #define PCI_CLASS_SUB_CODE_SERIAL_USB 0x03
  148. #define PCI_CLASS_SUB_CODE_SERIAL_FIBRECHAN 0x04
  149. #define PCI_CLASS_SUB_CODE_SERIAL_SMBUS 0x05
  150. #define PCI_CLASS_SUB_CODE_SERIAL_INFINIBAND 0x06
  151. #define PCI_CLASS_SUB_CODE_SERIAL_IPMI 0x07
  152. #define PCI_CLASS_SUB_CODE_SERIAL_SERCOS 0x08
  153. #define PCI_CLASS_SUB_CODE_SERIAL_CANBUS 0x09
  154. #define PCI_CLASS_SUB_CODE_WIRELESS_IRDA 0x00
  155. #define PCI_CLASS_SUB_CODE_WIRELESS_IR 0x01
  156. #define PCI_CLASS_SUB_CODE_WIRELESS_RF 0x10
  157. #define PCI_CLASS_SUB_CODE_WIRELESS_BLUETOOTH 0x11
  158. #define PCI_CLASS_SUB_CODE_WIRELESS_BROADBAND 0x12
  159. #define PCI_CLASS_SUB_CODE_WIRELESS_80211A 0x20
  160. #define PCI_CLASS_SUB_CODE_WIRELESS_80211B 0x21
  161. #define PCI_CLASS_SUB_CODE_WIRELESS_OTHER 0x80
  162. #define PCI_CLASS_SUB_CODE_I2O_V1_0 0x00
  163. #define PCI_CLASS_SUB_CODE_SATELLITE_TV 0x01
  164. #define PCI_CLASS_SUB_CODE_SATELLITE_AUDIO 0x02
  165. #define PCI_CLASS_SUB_CODE_SATELLITE_VOICE 0x03
  166. #define PCI_CLASS_SUB_CODE_SATELLITE_DATA 0x04
  167. #define PCI_CLASS_SUB_CODE_CRYPTO_NETWORK 0x00
  168. #define PCI_CLASS_SUB_CODE_CRYPTO_ENTERTAINMENT 0x10
  169. #define PCI_CLASS_SUB_CODE_CRYPTO_OTHER 0x80
  170. #define PCI_CLASS_SUB_CODE_DATA_DPIO 0x00
  171. #define PCI_CLASS_SUB_CODE_DATA_PERFCNTR 0x01
  172. #define PCI_CLASS_SUB_CODE_DATA_COMMSYNC 0x10
  173. #define PCI_CLASS_SUB_CODE_DATA_MGMT 0x20
  174. #define PCI_CLASS_SUB_CODE_DATA_OTHER 0x80
  175. #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */
  176. #define PCI_LATENCY_TIMER 0x0d /* 8 bits */
  177. #define PCI_HEADER_TYPE 0x0e /* 8 bits */
  178. #define PCI_HEADER_TYPE_NORMAL 0
  179. #define PCI_HEADER_TYPE_BRIDGE 1
  180. #define PCI_HEADER_TYPE_CARDBUS 2
  181. #define PCI_BIST 0x0f /* 8 bits */
  182. #define PCI_BIST_CODE_MASK 0x0f /* Return result */
  183. #define PCI_BIST_START 0x40 /* 1 to start BIST, 2 secs or less */
  184. #define PCI_BIST_CAPABLE 0x80 /* 1 if BIST capable */
  185. /*
  186. * Base addresses specify locations in memory or I/O space.
  187. * Decoded size can be determined by writing a value of
  188. * 0xffffffff to the register, and reading it back. Only
  189. * 1 bits are decoded.
  190. */
  191. #define PCI_BASE_ADDRESS_0 0x10 /* 32 bits */
  192. #define PCI_BASE_ADDRESS_1 0x14 /* 32 bits [htype 0,1 only] */
  193. #define PCI_BASE_ADDRESS_2 0x18 /* 32 bits [htype 0 only] */
  194. #define PCI_BASE_ADDRESS_3 0x1c /* 32 bits */
  195. #define PCI_BASE_ADDRESS_4 0x20 /* 32 bits */
  196. #define PCI_BASE_ADDRESS_5 0x24 /* 32 bits */
  197. #define PCI_BASE_ADDRESS_SPACE 0x01 /* 0 = memory, 1 = I/O */
  198. #define PCI_BASE_ADDRESS_SPACE_IO 0x01
  199. #define PCI_BASE_ADDRESS_SPACE_MEMORY 0x00
  200. #define PCI_BASE_ADDRESS_MEM_TYPE_MASK 0x06
  201. #define PCI_BASE_ADDRESS_MEM_TYPE_32 0x00 /* 32 bit address */
  202. #define PCI_BASE_ADDRESS_MEM_TYPE_1M 0x02 /* Below 1M [obsolete] */
  203. #define PCI_BASE_ADDRESS_MEM_TYPE_64 0x04 /* 64 bit address */
  204. #define PCI_BASE_ADDRESS_MEM_PREFETCH 0x08 /* prefetchable? */
  205. #define PCI_BASE_ADDRESS_MEM_MASK (~0x0fULL)
  206. #define PCI_BASE_ADDRESS_IO_MASK (~0x03ULL)
  207. /* bit 1 is reserved if address_space = 1 */
  208. /* Convert a regsister address (e.g. PCI_BASE_ADDRESS_1) to a bar # (e.g. 1) */
  209. #define pci_offset_to_barnum(offset) \
  210. (((offset) - PCI_BASE_ADDRESS_0) / sizeof(u32))
  211. /* Header type 0 (normal devices) */
  212. #define PCI_CARDBUS_CIS 0x28
  213. #define PCI_SUBSYSTEM_VENDOR_ID 0x2c
  214. #define PCI_SUBSYSTEM_ID 0x2e
  215. #define PCI_ROM_ADDRESS 0x30 /* Bits 31..11 are address, 10..1 reserved */
  216. #define PCI_ROM_ADDRESS_ENABLE 0x01
  217. #define PCI_ROM_ADDRESS_MASK (~0x7ffULL)
  218. #define PCI_CAPABILITY_LIST 0x34 /* Offset of first capability list entry */
  219. /* 0x35-0x3b are reserved */
  220. #define PCI_INTERRUPT_LINE 0x3c /* 8 bits */
  221. #define PCI_INTERRUPT_PIN 0x3d /* 8 bits */
  222. #define PCI_MIN_GNT 0x3e /* 8 bits */
  223. #define PCI_MAX_LAT 0x3f /* 8 bits */
  224. #define PCI_INTERRUPT_LINE_DISABLE 0xff
  225. /* Header type 1 (PCI-to-PCI bridges) */
  226. #define PCI_PRIMARY_BUS 0x18 /* Primary bus number */
  227. #define PCI_SECONDARY_BUS 0x19 /* Secondary bus number */
  228. #define PCI_SUBORDINATE_BUS 0x1a /* Highest bus number behind the bridge */
  229. #define PCI_SEC_LATENCY_TIMER 0x1b /* Latency timer for secondary interface */
  230. #define PCI_IO_BASE 0x1c /* I/O range behind the bridge */
  231. #define PCI_IO_LIMIT 0x1d
  232. #define PCI_IO_RANGE_TYPE_MASK 0x0f /* I/O bridging type */
  233. #define PCI_IO_RANGE_TYPE_16 0x00
  234. #define PCI_IO_RANGE_TYPE_32 0x01
  235. #define PCI_IO_RANGE_MASK ~0x0f
  236. #define PCI_SEC_STATUS 0x1e /* Secondary status register, only bit 14 used */
  237. #define PCI_MEMORY_BASE 0x20 /* Memory range behind */
  238. #define PCI_MEMORY_LIMIT 0x22
  239. #define PCI_MEMORY_RANGE_TYPE_MASK 0x0f
  240. #define PCI_MEMORY_RANGE_MASK ~0x0f
  241. #define PCI_PREF_MEMORY_BASE 0x24 /* Prefetchable memory range behind */
  242. #define PCI_PREF_MEMORY_LIMIT 0x26
  243. #define PCI_PREF_RANGE_TYPE_MASK 0x0f
  244. #define PCI_PREF_RANGE_TYPE_32 0x00
  245. #define PCI_PREF_RANGE_TYPE_64 0x01
  246. #define PCI_PREF_RANGE_MASK ~0x0f
  247. #define PCI_PREF_BASE_UPPER32 0x28 /* Upper half of prefetchable memory range */
  248. #define PCI_PREF_LIMIT_UPPER32 0x2c
  249. #define PCI_IO_BASE_UPPER16 0x30 /* Upper half of I/O addresses */
  250. #define PCI_IO_LIMIT_UPPER16 0x32
  251. /* 0x34 same as for htype 0 */
  252. /* 0x35-0x3b is reserved */
  253. #define PCI_ROM_ADDRESS1 0x38 /* Same as PCI_ROM_ADDRESS, but for htype 1 */
  254. /* 0x3c-0x3d are same as for htype 0 */
  255. #define PCI_BRIDGE_CONTROL 0x3e
  256. #define PCI_BRIDGE_CTL_PARITY 0x01 /* Enable parity detection on secondary interface */
  257. #define PCI_BRIDGE_CTL_SERR 0x02 /* The same for SERR forwarding */
  258. #define PCI_BRIDGE_CTL_NO_ISA 0x04 /* Disable bridging of ISA ports */
  259. #define PCI_BRIDGE_CTL_VGA 0x08 /* Forward VGA addresses */
  260. #define PCI_BRIDGE_CTL_MASTER_ABORT 0x20 /* Report master aborts */
  261. #define PCI_BRIDGE_CTL_BUS_RESET 0x40 /* Secondary bus reset */
  262. #define PCI_BRIDGE_CTL_FAST_BACK 0x80 /* Fast Back2Back enabled on secondary interface */
  263. /* Header type 2 (CardBus bridges) */
  264. #define PCI_CB_CAPABILITY_LIST 0x14
  265. /* 0x15 reserved */
  266. #define PCI_CB_SEC_STATUS 0x16 /* Secondary status */
  267. #define PCI_CB_PRIMARY_BUS 0x18 /* PCI bus number */
  268. #define PCI_CB_CARD_BUS 0x19 /* CardBus bus number */
  269. #define PCI_CB_SUBORDINATE_BUS 0x1a /* Subordinate bus number */
  270. #define PCI_CB_LATENCY_TIMER 0x1b /* CardBus latency timer */
  271. #define PCI_CB_MEMORY_BASE_0 0x1c
  272. #define PCI_CB_MEMORY_LIMIT_0 0x20
  273. #define PCI_CB_MEMORY_BASE_1 0x24
  274. #define PCI_CB_MEMORY_LIMIT_1 0x28
  275. #define PCI_CB_IO_BASE_0 0x2c
  276. #define PCI_CB_IO_BASE_0_HI 0x2e
  277. #define PCI_CB_IO_LIMIT_0 0x30
  278. #define PCI_CB_IO_LIMIT_0_HI 0x32
  279. #define PCI_CB_IO_BASE_1 0x34
  280. #define PCI_CB_IO_BASE_1_HI 0x36
  281. #define PCI_CB_IO_LIMIT_1 0x38
  282. #define PCI_CB_IO_LIMIT_1_HI 0x3a
  283. #define PCI_CB_IO_RANGE_MASK ~0x03
  284. /* 0x3c-0x3d are same as for htype 0 */
  285. #define PCI_CB_BRIDGE_CONTROL 0x3e
  286. #define PCI_CB_BRIDGE_CTL_PARITY 0x01 /* Similar to standard bridge control register */
  287. #define PCI_CB_BRIDGE_CTL_SERR 0x02
  288. #define PCI_CB_BRIDGE_CTL_ISA 0x04
  289. #define PCI_CB_BRIDGE_CTL_VGA 0x08
  290. #define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0x20
  291. #define PCI_CB_BRIDGE_CTL_CB_RESET 0x40 /* CardBus reset */
  292. #define PCI_CB_BRIDGE_CTL_16BIT_INT 0x80 /* Enable interrupt for 16-bit cards */
  293. #define PCI_CB_BRIDGE_CTL_PREFETCH_MEM0 0x100 /* Prefetch enable for both memory regions */
  294. #define PCI_CB_BRIDGE_CTL_PREFETCH_MEM1 0x200
  295. #define PCI_CB_BRIDGE_CTL_POST_WRITES 0x400
  296. #define PCI_CB_SUBSYSTEM_VENDOR_ID 0x40
  297. #define PCI_CB_SUBSYSTEM_ID 0x42
  298. #define PCI_CB_LEGACY_MODE_BASE 0x44 /* 16-bit PC Card legacy mode base address (ExCa) */
  299. /* 0x48-0x7f reserved */
  300. /* Capability lists */
  301. #define PCI_CAP_LIST_ID 0 /* Capability ID */
  302. #define PCI_CAP_ID_PM 0x01 /* Power Management */
  303. #define PCI_CAP_ID_AGP 0x02 /* Accelerated Graphics Port */
  304. #define PCI_CAP_ID_VPD 0x03 /* Vital Product Data */
  305. #define PCI_CAP_ID_SLOTID 0x04 /* Slot Identification */
  306. #define PCI_CAP_ID_MSI 0x05 /* Message Signalled Interrupts */
  307. #define PCI_CAP_ID_CHSWP 0x06 /* CompactPCI HotSwap */
  308. #define PCI_CAP_ID_PCIX 0x07 /* PCI-X */
  309. #define PCI_CAP_ID_HT 0x08 /* HyperTransport */
  310. #define PCI_CAP_ID_VNDR 0x09 /* Vendor-Specific */
  311. #define PCI_CAP_ID_DBG 0x0A /* Debug port */
  312. #define PCI_CAP_ID_CCRC 0x0B /* CompactPCI Central Resource Control */
  313. #define PCI_CAP_ID_SHPC 0x0C /* PCI Standard Hot-Plug Controller */
  314. #define PCI_CAP_ID_SSVID 0x0D /* Bridge subsystem vendor/device ID */
  315. #define PCI_CAP_ID_AGP3 0x0E /* AGP Target PCI-PCI bridge */
  316. #define PCI_CAP_ID_SECDEV 0x0F /* Secure Device */
  317. #define PCI_CAP_ID_EXP 0x10 /* PCI Express */
  318. #define PCI_CAP_ID_MSIX 0x11 /* MSI-X */
  319. #define PCI_CAP_ID_SATA 0x12 /* SATA Data/Index Conf. */
  320. #define PCI_CAP_ID_AF 0x13 /* PCI Advanced Features */
  321. #define PCI_CAP_ID_EA 0x14 /* PCI Enhanced Allocation */
  322. #define PCI_CAP_ID_MAX PCI_CAP_ID_EA
  323. #define PCI_CAP_LIST_NEXT 1 /* Next capability in the list */
  324. #define PCI_CAP_FLAGS 2 /* Capability defined flags (16 bits) */
  325. #define PCI_CAP_SIZEOF 4
  326. /* Power Management Registers */
  327. #define PCI_PM_CAP_VER_MASK 0x0007 /* Version */
  328. #define PCI_PM_CAP_PME_CLOCK 0x0008 /* PME clock required */
  329. #define PCI_PM_CAP_AUX_POWER 0x0010 /* Auxilliary power support */
  330. #define PCI_PM_CAP_DSI 0x0020 /* Device specific initialization */
  331. #define PCI_PM_CAP_D1 0x0200 /* D1 power state support */
  332. #define PCI_PM_CAP_D2 0x0400 /* D2 power state support */
  333. #define PCI_PM_CAP_PME 0x0800 /* PME pin supported */
  334. #define PCI_PM_CTRL 4 /* PM control and status register */
  335. #define PCI_PM_CTRL_STATE_MASK 0x0003 /* Current power state (D0 to D3) */
  336. #define PCI_PM_CTRL_PME_ENABLE 0x0100 /* PME pin enable */
  337. #define PCI_PM_CTRL_DATA_SEL_MASK 0x1e00 /* Data select (??) */
  338. #define PCI_PM_CTRL_DATA_SCALE_MASK 0x6000 /* Data scale (??) */
  339. #define PCI_PM_CTRL_PME_STATUS 0x8000 /* PME pin status */
  340. #define PCI_PM_PPB_EXTENSIONS 6 /* PPB support extensions (??) */
  341. #define PCI_PM_PPB_B2_B3 0x40 /* Stop clock when in D3hot (??) */
  342. #define PCI_PM_BPCC_ENABLE 0x80 /* Bus power/clock control enable (??) */
  343. #define PCI_PM_DATA_REGISTER 7 /* (??) */
  344. #define PCI_PM_SIZEOF 8
  345. /* AGP registers */
  346. #define PCI_AGP_VERSION 2 /* BCD version number */
  347. #define PCI_AGP_RFU 3 /* Rest of capability flags */
  348. #define PCI_AGP_STATUS 4 /* Status register */
  349. #define PCI_AGP_STATUS_RQ_MASK 0xff000000 /* Maximum number of requests - 1 */
  350. #define PCI_AGP_STATUS_SBA 0x0200 /* Sideband addressing supported */
  351. #define PCI_AGP_STATUS_64BIT 0x0020 /* 64-bit addressing supported */
  352. #define PCI_AGP_STATUS_FW 0x0010 /* FW transfers supported */
  353. #define PCI_AGP_STATUS_RATE4 0x0004 /* 4x transfer rate supported */
  354. #define PCI_AGP_STATUS_RATE2 0x0002 /* 2x transfer rate supported */
  355. #define PCI_AGP_STATUS_RATE1 0x0001 /* 1x transfer rate supported */
  356. #define PCI_AGP_COMMAND 8 /* Control register */
  357. #define PCI_AGP_COMMAND_RQ_MASK 0xff000000 /* Master: Maximum number of requests */
  358. #define PCI_AGP_COMMAND_SBA 0x0200 /* Sideband addressing enabled */
  359. #define PCI_AGP_COMMAND_AGP 0x0100 /* Allow processing of AGP transactions */
  360. #define PCI_AGP_COMMAND_64BIT 0x0020 /* Allow processing of 64-bit addresses */
  361. #define PCI_AGP_COMMAND_FW 0x0010 /* Force FW transfers */
  362. #define PCI_AGP_COMMAND_RATE4 0x0004 /* Use 4x rate */
  363. #define PCI_AGP_COMMAND_RATE2 0x0002 /* Use 4x rate */
  364. #define PCI_AGP_COMMAND_RATE1 0x0001 /* Use 4x rate */
  365. #define PCI_AGP_SIZEOF 12
  366. /* PCI-X registers */
  367. #define PCI_X_CMD_DPERR_E 0x0001 /* Data Parity Error Recovery Enable */
  368. #define PCI_X_CMD_ERO 0x0002 /* Enable Relaxed Ordering */
  369. #define PCI_X_CMD_MAX_READ 0x0000 /* Max Memory Read Byte Count */
  370. #define PCI_X_CMD_MAX_SPLIT 0x0030 /* Max Outstanding Split Transactions */
  371. #define PCI_X_CMD_VERSION(x) (((x) >> 12) & 3) /* Version */
  372. /* Slot Identification */
  373. #define PCI_SID_ESR 2 /* Expansion Slot Register */
  374. #define PCI_SID_ESR_NSLOTS 0x1f /* Number of expansion slots available */
  375. #define PCI_SID_ESR_FIC 0x20 /* First In Chassis Flag */
  376. #define PCI_SID_CHASSIS_NR 3 /* Chassis Number */
  377. /* Message Signalled Interrupts registers */
  378. #define PCI_MSI_FLAGS 2 /* Various flags */
  379. #define PCI_MSI_FLAGS_64BIT 0x80 /* 64-bit addresses allowed */
  380. #define PCI_MSI_FLAGS_QSIZE 0x70 /* Message queue size configured */
  381. #define PCI_MSI_FLAGS_QMASK 0x0e /* Maximum queue size available */
  382. #define PCI_MSI_FLAGS_ENABLE 0x01 /* MSI feature enabled */
  383. #define PCI_MSI_FLAGS_MASKBIT 0x0100 /* Per-vector masking capable */
  384. #define PCI_MSI_RFU 3 /* Rest of capability flags */
  385. #define PCI_MSI_ADDRESS_LO 4 /* Lower 32 bits */
  386. #define PCI_MSI_ADDRESS_HI 8 /* Upper 32 bits (if PCI_MSI_FLAGS_64BIT set) */
  387. #define PCI_MSI_DATA_32 8 /* 16 bits of data for 32-bit devices */
  388. #define PCI_MSI_DATA_64 12 /* 16 bits of data for 64-bit devices */
  389. #define PCI_MAX_PCI_DEVICES 32
  390. #define PCI_MAX_PCI_FUNCTIONS 8
  391. #define PCI_FIND_CAP_TTL 0x48
  392. #define CAP_START_POS 0x40
  393. /* Extended Capabilities (PCI-X 2.0 and Express) */
  394. #define PCI_EXT_CAP_ID(header) (header & 0x0000ffff)
  395. #define PCI_EXT_CAP_VER(header) ((header >> 16) & 0xf)
  396. #define PCI_EXT_CAP_NEXT(header) ((header >> 20) & 0xffc)
  397. #define PCI_EXT_CAP_ID_ERR 0x01 /* Advanced Error Reporting */
  398. #define PCI_EXT_CAP_ID_VC 0x02 /* Virtual Channel Capability */
  399. #define PCI_EXT_CAP_ID_DSN 0x03 /* Device Serial Number */
  400. #define PCI_EXT_CAP_ID_PWR 0x04 /* Power Budgeting */
  401. #define PCI_EXT_CAP_ID_RCLD 0x05 /* Root Complex Link Declaration */
  402. #define PCI_EXT_CAP_ID_RCILC 0x06 /* Root Complex Internal Link Control */
  403. #define PCI_EXT_CAP_ID_RCEC 0x07 /* Root Complex Event Collector */
  404. #define PCI_EXT_CAP_ID_MFVC 0x08 /* Multi-Function VC Capability */
  405. #define PCI_EXT_CAP_ID_VC9 0x09 /* same as _VC */
  406. #define PCI_EXT_CAP_ID_RCRB 0x0A /* Root Complex RB? */
  407. #define PCI_EXT_CAP_ID_VNDR 0x0B /* Vendor-Specific */
  408. #define PCI_EXT_CAP_ID_CAC 0x0C /* Config Access - obsolete */
  409. #define PCI_EXT_CAP_ID_ACS 0x0D /* Access Control Services */
  410. #define PCI_EXT_CAP_ID_ARI 0x0E /* Alternate Routing ID */
  411. #define PCI_EXT_CAP_ID_ATS 0x0F /* Address Translation Services */
  412. #define PCI_EXT_CAP_ID_SRIOV 0x10 /* Single Root I/O Virtualization */
  413. #define PCI_EXT_CAP_ID_MRIOV 0x11 /* Multi Root I/O Virtualization */
  414. #define PCI_EXT_CAP_ID_MCAST 0x12 /* Multicast */
  415. #define PCI_EXT_CAP_ID_PRI 0x13 /* Page Request Interface */
  416. #define PCI_EXT_CAP_ID_AMD_XXX 0x14 /* Reserved for AMD */
  417. #define PCI_EXT_CAP_ID_REBAR 0x15 /* Resizable BAR */
  418. #define PCI_EXT_CAP_ID_DPA 0x16 /* Dynamic Power Allocation */
  419. #define PCI_EXT_CAP_ID_TPH 0x17 /* TPH Requester */
  420. #define PCI_EXT_CAP_ID_LTR 0x18 /* Latency Tolerance Reporting */
  421. #define PCI_EXT_CAP_ID_SECPCI 0x19 /* Secondary PCIe Capability */
  422. #define PCI_EXT_CAP_ID_PMUX 0x1A /* Protocol Multiplexing */
  423. #define PCI_EXT_CAP_ID_PASID 0x1B /* Process Address Space ID */
  424. #define PCI_EXT_CAP_ID_DPC 0x1D /* Downstream Port Containment */
  425. #define PCI_EXT_CAP_ID_L1SS 0x1E /* L1 PM Substates */
  426. #define PCI_EXT_CAP_ID_PTM 0x1F /* Precision Time Measurement */
  427. #define PCI_EXT_CAP_ID_MAX PCI_EXT_CAP_ID_PTM
  428. /* Enhanced Allocation Registers */
  429. #define PCI_EA_NUM_ENT 2 /* Number of Capability Entries */
  430. #define PCI_EA_NUM_ENT_MASK 0x3f /* Num Entries Mask */
  431. #define PCI_EA_FIRST_ENT 4 /* First EA Entry in List */
  432. #define PCI_EA_ES 0x00000007 /* Entry Size */
  433. #define PCI_EA_BEI 0x000000f0 /* BAR Equivalent Indicator */
  434. /* 9-14 map to VF BARs 0-5 respectively */
  435. #define PCI_EA_BEI_VF_BAR0 9
  436. #define PCI_EA_BEI_VF_BAR5 14
  437. /* Base, MaxOffset registers */
  438. /* bit 0 is reserved */
  439. #define PCI_EA_IS_64 0x00000002 /* 64-bit field flag */
  440. #define PCI_EA_FIELD_MASK 0xfffffffc /* For Base & Max Offset */
  441. /* PCI Express capabilities */
  442. #define PCI_EXP_FLAGS 2 /* Capabilities register */
  443. #define PCI_EXP_FLAGS_TYPE 0x00f0 /* Device/Port type */
  444. #define PCI_EXP_TYPE_ROOT_PORT 0x4 /* Root Port */
  445. #define PCI_EXP_DEVCAP 4 /* Device capabilities */
  446. #define PCI_EXP_DEVCAP_FLR 0x10000000 /* Function Level Reset */
  447. #define PCI_EXP_DEVCTL 8 /* Device Control */
  448. #define PCI_EXP_DEVCTL_BCR_FLR 0x8000 /* Bridge Configuration Retry / FLR */
  449. #define PCI_EXP_LNKCAP 12 /* Link Capabilities */
  450. #define PCI_EXP_LNKCAP_SLS 0x0000000f /* Supported Link Speeds */
  451. #define PCI_EXP_LNKCAP_MLW 0x000003f0 /* Maximum Link Width */
  452. #define PCI_EXP_LNKCAP_DLLLARC 0x00100000 /* Data Link Layer Link Active Reporting Capable */
  453. #define PCI_EXP_LNKSTA 18 /* Link Status */
  454. #define PCI_EXP_LNKSTA_CLS 0x000f /* Current Link Speed */
  455. #define PCI_EXP_LNKSTA_CLS_2_5GB 0x0001 /* Current Link Speed 2.5GT/s */
  456. #define PCI_EXP_LNKSTA_CLS_5_0GB 0x0002 /* Current Link Speed 5.0GT/s */
  457. #define PCI_EXP_LNKSTA_CLS_8_0GB 0x0003 /* Current Link Speed 8.0GT/s */
  458. #define PCI_EXP_LNKSTA_NLW 0x03f0 /* Negotiated Link Width */
  459. #define PCI_EXP_LNKSTA_NLW_SHIFT 4 /* start of NLW mask in link status */
  460. #define PCI_EXP_LNKSTA_DLLLA 0x2000 /* Data Link Layer Link Active */
  461. #define PCI_EXP_SLTCAP 20 /* Slot Capabilities */
  462. #define PCI_EXP_SLTCAP_PSN 0xfff80000 /* Physical Slot Number */
  463. #define PCI_EXP_DEVCAP2 36 /* Device Capabilities 2 */
  464. #define PCI_EXP_DEVCAP2_ARI 0x00000020 /* ARI Forwarding Supported */
  465. #define PCI_EXP_DEVCTL2 40 /* Device Control 2 */
  466. #define PCI_EXP_DEVCTL2_ARI 0x0020 /* Alternative Routing-ID */
  467. #define PCI_EXP_LNKCTL2 48 /* Link Control 2 */
  468. /* Single Root I/O Virtualization Registers */
  469. #define PCI_SRIOV_CAP 0x04 /* SR-IOV Capabilities */
  470. #define PCI_SRIOV_CTRL 0x08 /* SR-IOV Control */
  471. #define PCI_SRIOV_CTRL_VFE 0x01 /* VF Enable */
  472. #define PCI_SRIOV_CTRL_MSE 0x08 /* VF Memory Space Enable */
  473. #define PCI_SRIOV_CTRL_ARI 0x10 /* ARI Capable Hierarchy */
  474. #define PCI_SRIOV_INITIAL_VF 0x0c /* Initial VFs */
  475. #define PCI_SRIOV_TOTAL_VF 0x0e /* Total VFs */
  476. #define PCI_SRIOV_NUM_VF 0x10 /* Number of VFs */
  477. #define PCI_SRIOV_VF_OFFSET 0x14 /* First VF Offset */
  478. #define PCI_SRIOV_VF_STRIDE 0x16 /* Following VF Stride */
  479. #define PCI_SRIOV_VF_DID 0x1a /* VF Device ID */
  480. /* Include the ID list */
  481. #include <pci_ids.h>
  482. #ifndef __ASSEMBLY__
  483. #include <dm/pci.h>
  484. #ifdef CONFIG_SYS_PCI_64BIT
  485. typedef u64 pci_addr_t;
  486. typedef u64 pci_size_t;
  487. #else
  488. typedef unsigned long pci_addr_t;
  489. typedef unsigned long pci_size_t;
  490. #endif
  491. struct pci_region {
  492. pci_addr_t bus_start; /* Start on the bus */
  493. phys_addr_t phys_start; /* Start in physical address space */
  494. pci_size_t size; /* Size */
  495. unsigned long flags; /* Resource flags */
  496. pci_addr_t bus_lower;
  497. };
  498. #define PCI_REGION_MEM 0x00000000 /* PCI memory space */
  499. #define PCI_REGION_IO 0x00000001 /* PCI IO space */
  500. #define PCI_REGION_TYPE 0x00000001
  501. #define PCI_REGION_PREFETCH 0x00000008 /* prefetchable PCI memory */
  502. #define PCI_REGION_SYS_MEMORY 0x00000100 /* System memory */
  503. #define PCI_REGION_RO 0x00000200 /* Read-only memory */
  504. static inline void pci_set_region(struct pci_region *reg,
  505. pci_addr_t bus_start,
  506. phys_addr_t phys_start,
  507. pci_size_t size,
  508. unsigned long flags) {
  509. reg->bus_start = bus_start;
  510. reg->phys_start = phys_start;
  511. reg->size = size;
  512. reg->flags = flags;
  513. }
  514. typedef int pci_dev_t;
  515. #define PCI_BUS(d) (((d) >> 16) & 0xff)
  516. /*
  517. * Please note the difference in DEVFN usage in U-Boot vs Linux. U-Boot
  518. * uses DEVFN in bits 15-8 but Linux instead expects DEVFN in bits 7-0.
  519. * Please see the Linux header include/uapi/linux/pci.h for more details.
  520. * This is relevant for the following macros:
  521. * PCI_DEV, PCI_FUNC, PCI_DEVFN
  522. * The U-Boot macro PCI_DEV is equivalent to the Linux PCI_SLOT version with
  523. * the remark from above (input is in bits 15-8 instead of 7-0.
  524. */
  525. #define PCI_DEV(d) (((d) >> 11) & 0x1f)
  526. #define PCI_FUNC(d) (((d) >> 8) & 0x7)
  527. #define PCI_DEVFN(d, f) ((d) << 11 | (f) << 8)
  528. #define PCI_MASK_BUS(bdf) ((bdf) & 0xffff)
  529. #define PCI_ADD_BUS(bus, devfn) (((bus) << 16) | (devfn))
  530. #define PCI_BDF(b, d, f) ((b) << 16 | PCI_DEVFN(d, f))
  531. #define PCI_ANY_ID (~0)
  532. /* Convert from Linux format to U-Boot format */
  533. #define PCI_TO_BDF(val) ((val) << 8)
  534. struct pci_device_id {
  535. unsigned int vendor, device; /* Vendor and device ID or PCI_ANY_ID */
  536. unsigned int subvendor, subdevice; /* Subsystem ID's or PCI_ANY_ID */
  537. unsigned int class, class_mask; /* (class,subclass,prog-if) triplet */
  538. unsigned long driver_data; /* Data private to the driver */
  539. };
  540. struct pci_controller;
  541. struct pci_config_table {
  542. unsigned int vendor, device; /* Vendor and device ID or PCI_ANY_ID */
  543. unsigned int class; /* Class ID, or PCI_ANY_ID */
  544. unsigned int bus; /* Bus number, or PCI_ANY_ID */
  545. unsigned int dev; /* Device number, or PCI_ANY_ID */
  546. unsigned int func; /* Function number, or PCI_ANY_ID */
  547. void (*config_device)(struct pci_controller* hose, pci_dev_t dev,
  548. struct pci_config_table *);
  549. unsigned long priv[3];
  550. };
  551. extern void pci_cfgfunc_do_nothing(struct pci_controller* hose, pci_dev_t dev,
  552. struct pci_config_table *);
  553. extern void pci_cfgfunc_config_device(struct pci_controller* hose, pci_dev_t dev,
  554. struct pci_config_table *);
  555. #define INDIRECT_TYPE_NO_PCIE_LINK 1
  556. /**
  557. * Structure of a PCI controller (host bridge)
  558. *
  559. * With driver model this is dev_get_uclass_priv(bus)
  560. *
  561. * @skip_auto_config_until_reloc: true to avoid auto-config until U-Boot has
  562. * relocated. Normally if PCI is used before relocation, this happens
  563. * before relocation also. Some platforms set up static configuration in
  564. * TPL/SPL to reduce code size and boot time, since these phases only know
  565. * about a small subset of PCI devices. This is normally false.
  566. */
  567. struct pci_controller {
  568. #ifdef CONFIG_DM_PCI
  569. struct udevice *bus;
  570. struct udevice *ctlr;
  571. bool skip_auto_config_until_reloc;
  572. #else
  573. struct pci_controller *next;
  574. #endif
  575. int first_busno;
  576. int last_busno;
  577. volatile unsigned int *cfg_addr;
  578. volatile unsigned char *cfg_data;
  579. int indirect_type;
  580. /*
  581. * TODO(sjg@chromium.org): With driver model we use struct
  582. * pci_controller for both the controller and any bridge devices
  583. * attached to it. But there is only one region list and it is in the
  584. * top-level controller.
  585. *
  586. * This could be changed so that struct pci_controller is only used
  587. * for PCI controllers and a separate UCLASS (or perhaps
  588. * UCLASS_PCI_GENERIC) is used for bridges.
  589. */
  590. struct pci_region *regions;
  591. int region_count;
  592. struct pci_config_table *config_table;
  593. void (*fixup_irq)(struct pci_controller *, pci_dev_t);
  594. #ifndef CONFIG_DM_PCI
  595. /* Low-level architecture-dependent routines */
  596. int (*read_byte)(struct pci_controller*, pci_dev_t, int where, u8 *);
  597. int (*read_word)(struct pci_controller*, pci_dev_t, int where, u16 *);
  598. int (*read_dword)(struct pci_controller*, pci_dev_t, int where, u32 *);
  599. int (*write_byte)(struct pci_controller*, pci_dev_t, int where, u8);
  600. int (*write_word)(struct pci_controller*, pci_dev_t, int where, u16);
  601. int (*write_dword)(struct pci_controller*, pci_dev_t, int where, u32);
  602. #endif
  603. /* Used by auto config */
  604. struct pci_region *pci_mem, *pci_io, *pci_prefetch;
  605. #ifndef CONFIG_DM_PCI
  606. int current_busno;
  607. void *priv_data;
  608. #endif
  609. };
  610. #ifndef CONFIG_DM_PCI
  611. static inline void pci_set_ops(struct pci_controller *hose,
  612. int (*read_byte)(struct pci_controller*,
  613. pci_dev_t, int where, u8 *),
  614. int (*read_word)(struct pci_controller*,
  615. pci_dev_t, int where, u16 *),
  616. int (*read_dword)(struct pci_controller*,
  617. pci_dev_t, int where, u32 *),
  618. int (*write_byte)(struct pci_controller*,
  619. pci_dev_t, int where, u8),
  620. int (*write_word)(struct pci_controller*,
  621. pci_dev_t, int where, u16),
  622. int (*write_dword)(struct pci_controller*,
  623. pci_dev_t, int where, u32)) {
  624. hose->read_byte = read_byte;
  625. hose->read_word = read_word;
  626. hose->read_dword = read_dword;
  627. hose->write_byte = write_byte;
  628. hose->write_word = write_word;
  629. hose->write_dword = write_dword;
  630. }
  631. #endif
  632. #ifdef CONFIG_PCI_INDIRECT_BRIDGE
  633. extern void pci_setup_indirect(struct pci_controller* hose, u32 cfg_addr, u32 cfg_data);
  634. #endif
  635. #if !defined(CONFIG_DM_PCI) || defined(CONFIG_DM_PCI_COMPAT)
  636. extern phys_addr_t pci_hose_bus_to_phys(struct pci_controller* hose,
  637. pci_addr_t addr, unsigned long flags);
  638. extern pci_addr_t pci_hose_phys_to_bus(struct pci_controller* hose,
  639. phys_addr_t addr, unsigned long flags);
  640. #define pci_phys_to_bus(dev, addr, flags) \
  641. pci_hose_phys_to_bus(pci_bus_to_hose(PCI_BUS(dev)), (addr), (flags))
  642. #define pci_bus_to_phys(dev, addr, flags) \
  643. pci_hose_bus_to_phys(pci_bus_to_hose(PCI_BUS(dev)), (addr), (flags))
  644. #define pci_virt_to_bus(dev, addr, flags) \
  645. pci_hose_phys_to_bus(pci_bus_to_hose(PCI_BUS(dev)), \
  646. (virt_to_phys(addr)), (flags))
  647. #define pci_bus_to_virt(dev, addr, flags, len, map_flags) \
  648. map_physmem(pci_hose_bus_to_phys(pci_bus_to_hose(PCI_BUS(dev)), \
  649. (addr), (flags)), \
  650. (len), (map_flags))
  651. #define pci_phys_to_mem(dev, addr) \
  652. pci_phys_to_bus((dev), (addr), PCI_REGION_MEM)
  653. #define pci_mem_to_phys(dev, addr) \
  654. pci_bus_to_phys((dev), (addr), PCI_REGION_MEM)
  655. #define pci_phys_to_io(dev, addr) pci_phys_to_bus((dev), (addr), PCI_REGION_IO)
  656. #define pci_io_to_phys(dev, addr) pci_bus_to_phys((dev), (addr), PCI_REGION_IO)
  657. #define pci_virt_to_mem(dev, addr) \
  658. pci_virt_to_bus((dev), (addr), PCI_REGION_MEM)
  659. #define pci_mem_to_virt(dev, addr, len, map_flags) \
  660. pci_bus_to_virt((dev), (addr), PCI_REGION_MEM, (len), (map_flags))
  661. #define pci_virt_to_io(dev, addr) \
  662. pci_virt_to_bus((dev), (addr), PCI_REGION_IO)
  663. #define pci_io_to_virt(dev, addr, len, map_flags) \
  664. pci_bus_to_virt((dev), (addr), PCI_REGION_IO, (len), (map_flags))
  665. /* For driver model these are defined in macros in pci_compat.c */
  666. extern int pci_hose_read_config_byte(struct pci_controller *hose,
  667. pci_dev_t dev, int where, u8 *val);
  668. extern int pci_hose_read_config_word(struct pci_controller *hose,
  669. pci_dev_t dev, int where, u16 *val);
  670. extern int pci_hose_read_config_dword(struct pci_controller *hose,
  671. pci_dev_t dev, int where, u32 *val);
  672. extern int pci_hose_write_config_byte(struct pci_controller *hose,
  673. pci_dev_t dev, int where, u8 val);
  674. extern int pci_hose_write_config_word(struct pci_controller *hose,
  675. pci_dev_t dev, int where, u16 val);
  676. extern int pci_hose_write_config_dword(struct pci_controller *hose,
  677. pci_dev_t dev, int where, u32 val);
  678. #endif
  679. #ifndef CONFIG_DM_PCI
  680. extern int pci_read_config_byte(pci_dev_t dev, int where, u8 *val);
  681. extern int pci_read_config_word(pci_dev_t dev, int where, u16 *val);
  682. extern int pci_read_config_dword(pci_dev_t dev, int where, u32 *val);
  683. extern int pci_write_config_byte(pci_dev_t dev, int where, u8 val);
  684. extern int pci_write_config_word(pci_dev_t dev, int where, u16 val);
  685. extern int pci_write_config_dword(pci_dev_t dev, int where, u32 val);
  686. #endif
  687. void pciauto_region_init(struct pci_region *res);
  688. void pciauto_region_align(struct pci_region *res, pci_size_t size);
  689. void pciauto_config_init(struct pci_controller *hose);
  690. /**
  691. * pciauto_region_allocate() - Allocate resources from a PCI resource region
  692. *
  693. * Allocates @size bytes from the PCI resource @res. If @supports_64bit is
  694. * false, the result will be guaranteed to fit in 32 bits.
  695. *
  696. * @res: PCI region to allocate from
  697. * @size: Amount of bytes to allocate
  698. * @bar: Returns the PCI bus address of the allocated resource
  699. * @supports_64bit: Whether to allow allocations above the 32-bit boundary
  700. * @return 0 if successful, -1 on failure
  701. */
  702. int pciauto_region_allocate(struct pci_region *res, pci_size_t size,
  703. pci_addr_t *bar, bool supports_64bit);
  704. #if !defined(CONFIG_DM_PCI) || defined(CONFIG_DM_PCI_COMPAT)
  705. extern int pci_hose_read_config_byte_via_dword(struct pci_controller *hose,
  706. pci_dev_t dev, int where, u8 *val);
  707. extern int pci_hose_read_config_word_via_dword(struct pci_controller *hose,
  708. pci_dev_t dev, int where, u16 *val);
  709. extern int pci_hose_write_config_byte_via_dword(struct pci_controller *hose,
  710. pci_dev_t dev, int where, u8 val);
  711. extern int pci_hose_write_config_word_via_dword(struct pci_controller *hose,
  712. pci_dev_t dev, int where, u16 val);
  713. extern void *pci_map_bar(pci_dev_t pdev, int bar, int flags);
  714. extern void pci_register_hose(struct pci_controller* hose);
  715. extern struct pci_controller* pci_bus_to_hose(int bus);
  716. extern struct pci_controller *find_hose_by_cfg_addr(void *cfg_addr);
  717. extern struct pci_controller *pci_get_hose_head(void);
  718. extern int pci_skip_dev(struct pci_controller *hose, pci_dev_t dev);
  719. extern int pci_hose_scan(struct pci_controller *hose);
  720. extern int pci_hose_scan_bus(struct pci_controller *hose, int bus);
  721. extern void pciauto_setup_device(struct pci_controller *hose,
  722. pci_dev_t dev, int bars_num,
  723. struct pci_region *mem,
  724. struct pci_region *prefetch,
  725. struct pci_region *io);
  726. extern void pciauto_prescan_setup_bridge(struct pci_controller *hose,
  727. pci_dev_t dev, int sub_bus);
  728. extern void pciauto_postscan_setup_bridge(struct pci_controller *hose,
  729. pci_dev_t dev, int sub_bus);
  730. extern int pciauto_config_device(struct pci_controller *hose, pci_dev_t dev);
  731. extern pci_dev_t pci_find_device (unsigned int vendor, unsigned int device, int index);
  732. extern pci_dev_t pci_find_devices (struct pci_device_id *ids, int index);
  733. pci_dev_t pci_find_class(unsigned int find_class, int index);
  734. extern int pci_hose_find_capability(struct pci_controller *hose, pci_dev_t dev,
  735. int cap);
  736. extern int pci_hose_find_cap_start(struct pci_controller *hose, pci_dev_t dev,
  737. u8 hdr_type);
  738. extern int pci_find_cap(struct pci_controller *hose, pci_dev_t dev, int pos,
  739. int cap);
  740. int pci_find_next_ext_capability(struct pci_controller *hose,
  741. pci_dev_t dev, int start, int cap);
  742. int pci_hose_find_ext_capability(struct pci_controller *hose,
  743. pci_dev_t dev, int cap);
  744. #endif /* !defined(CONFIG_DM_PCI) || defined(CONFIG_DM_PCI_COMPAT) */
  745. const char * pci_class_str(u8 class);
  746. int pci_last_busno(void);
  747. #ifdef CONFIG_MPC85xx
  748. extern void pci_mpc85xx_init (struct pci_controller *hose);
  749. #endif
  750. #ifdef CONFIG_PCIE_IMX
  751. extern void imx_pcie_remove(void);
  752. #endif
  753. #if !defined(CONFIG_DM_PCI) || defined(CONFIG_DM_PCI_COMPAT)
  754. /**
  755. * pci_write_bar32() - Write the address of a BAR including control bits
  756. *
  757. * This writes a raw address (with control bits) to a bar. This can be used
  758. * with devices which require hard-coded addresses, not part of the normal
  759. * PCI enumeration process.
  760. *
  761. * @hose: PCI hose to use
  762. * @dev: PCI device to update
  763. * @barnum: BAR number (0-5)
  764. * @addr: BAR address with control bits
  765. */
  766. void pci_write_bar32(struct pci_controller *hose, pci_dev_t dev, int barnum,
  767. u32 addr);
  768. /**
  769. * pci_read_bar32() - read the address of a bar
  770. *
  771. * @hose: PCI hose to use
  772. * @dev: PCI device to inspect
  773. * @barnum: BAR number (0-5)
  774. * @return address of the bar, masking out any control bits
  775. * */
  776. u32 pci_read_bar32(struct pci_controller *hose, pci_dev_t dev, int barnum);
  777. /**
  778. * pci_hose_find_devices() - Find devices by vendor/device ID
  779. *
  780. * @hose: PCI hose to search
  781. * @busnum: Bus number to search
  782. * @ids: PCI vendor/device IDs to look for, terminated by 0, 0 record
  783. * @indexp: Pointer to device index to find. To find the first matching
  784. * device, pass 0; to find the second, pass 1, etc. This
  785. * parameter is decremented for each non-matching device so
  786. * can be called repeatedly.
  787. */
  788. pci_dev_t pci_hose_find_devices(struct pci_controller *hose, int busnum,
  789. struct pci_device_id *ids, int *indexp);
  790. #endif /* !CONFIG_DM_PCI || CONFIG_DM_PCI_COMPAT */
  791. /* Access sizes for PCI reads and writes */
  792. enum pci_size_t {
  793. PCI_SIZE_8,
  794. PCI_SIZE_16,
  795. PCI_SIZE_32,
  796. };
  797. struct udevice;
  798. #ifdef CONFIG_DM_PCI
  799. /**
  800. * struct pci_child_plat - information stored about each PCI device
  801. *
  802. * Every device on a PCI bus has this per-child data.
  803. *
  804. * It can be accessed using dev_get_parent_plat(dev) if dev->parent is a
  805. * PCI bus (i.e. UCLASS_PCI)
  806. *
  807. * @devfn: Encoded device and function index - see PCI_DEVFN()
  808. * @vendor: PCI vendor ID (see pci_ids.h)
  809. * @device: PCI device ID (see pci_ids.h)
  810. * @class: PCI class, 3 bytes: (base, sub, prog-if)
  811. * @is_virtfn: True for Virtual Function device
  812. * @pfdev: Handle to Physical Function device
  813. * @virtid: Virtual Function Index
  814. */
  815. struct pci_child_plat {
  816. int devfn;
  817. unsigned short vendor;
  818. unsigned short device;
  819. unsigned int class;
  820. /* Variables for CONFIG_PCI_SRIOV */
  821. bool is_virtfn;
  822. struct udevice *pfdev;
  823. int virtid;
  824. };
  825. /* PCI bus operations */
  826. struct dm_pci_ops {
  827. /**
  828. * read_config() - Read a PCI configuration value
  829. *
  830. * PCI buses must support reading and writing configuration values
  831. * so that the bus can be scanned and its devices configured.
  832. *
  833. * Normally PCI_BUS(@bdf) is the same as @dev_seq(bus), but not always.
  834. * If bridges exist it is possible to use the top-level bus to
  835. * access a sub-bus. In that case @bus will be the top-level bus
  836. * and PCI_BUS(bdf) will be a different (higher) value
  837. *
  838. * @bus: Bus to read from
  839. * @bdf: Bus, device and function to read
  840. * @offset: Byte offset within the device's configuration space
  841. * @valuep: Place to put the returned value
  842. * @size: Access size
  843. * @return 0 if OK, -ve on error
  844. */
  845. int (*read_config)(const struct udevice *bus, pci_dev_t bdf,
  846. uint offset, ulong *valuep, enum pci_size_t size);
  847. /**
  848. * write_config() - Write a PCI configuration value
  849. *
  850. * @bus: Bus to write to
  851. * @bdf: Bus, device and function to write
  852. * @offset: Byte offset within the device's configuration space
  853. * @value: Value to write
  854. * @size: Access size
  855. * @return 0 if OK, -ve on error
  856. */
  857. int (*write_config)(struct udevice *bus, pci_dev_t bdf, uint offset,
  858. ulong value, enum pci_size_t size);
  859. };
  860. /* Get access to a PCI bus' operations */
  861. #define pci_get_ops(dev) ((struct dm_pci_ops *)(dev)->driver->ops)
  862. /**
  863. * dm_pci_get_bdf() - Get the BDF value for a device
  864. *
  865. * @dev: Device to check
  866. * @return bus/device/function value (see PCI_BDF())
  867. */
  868. pci_dev_t dm_pci_get_bdf(const struct udevice *dev);
  869. /**
  870. * pci_bind_bus_devices() - scan a PCI bus and bind devices
  871. *
  872. * Scan a PCI bus looking for devices. Bind each one that is found. If
  873. * devices are already bound that match the scanned devices, just update the
  874. * child data so that the device can be used correctly (this happens when
  875. * the device tree describes devices we expect to see on the bus).
  876. *
  877. * Devices that are bound in this way will use a generic PCI driver which
  878. * does nothing. The device can still be accessed but will not provide any
  879. * driver interface.
  880. *
  881. * @bus: Bus containing devices to bind
  882. * @return 0 if OK, -ve on error
  883. */
  884. int pci_bind_bus_devices(struct udevice *bus);
  885. /**
  886. * pci_auto_config_devices() - configure bus devices ready for use
  887. *
  888. * This works through all devices on a bus by scanning the driver model
  889. * data structures (normally these have been set up by pci_bind_bus_devices()
  890. * earlier).
  891. *
  892. * Space is allocated for each PCI base address register (BAR) so that the
  893. * devices are mapped into memory and I/O space ready for use.
  894. *
  895. * @bus: Bus containing devices to bind
  896. * @return 0 if OK, -ve on error
  897. */
  898. int pci_auto_config_devices(struct udevice *bus);
  899. /**
  900. * dm_pci_bus_find_bdf() - Find a device given its PCI bus address
  901. *
  902. * @bdf: PCI device address: bus, device and function -see PCI_BDF()
  903. * @devp: Returns the device for this address, if found
  904. * @return 0 if OK, -ENODEV if not found
  905. */
  906. int dm_pci_bus_find_bdf(pci_dev_t bdf, struct udevice **devp);
  907. /**
  908. * pci_bus_find_devfn() - Find a device on a bus
  909. *
  910. * @find_devfn: PCI device address (device and function only)
  911. * @devp: Returns the device for this address, if found
  912. * @return 0 if OK, -ENODEV if not found
  913. */
  914. int pci_bus_find_devfn(const struct udevice *bus, pci_dev_t find_devfn,
  915. struct udevice **devp);
  916. /**
  917. * pci_find_first_device() - return the first available PCI device
  918. *
  919. * This function and pci_find_first_device() allow iteration through all
  920. * available PCI devices on all buses. Assuming there are any, this will
  921. * return the first one.
  922. *
  923. * @devp: Set to the first available device, or NULL if no more are left
  924. * or we got an error
  925. * @return 0 if all is OK, -ve on error (e.g. a bus/bridge failed to probe)
  926. */
  927. int pci_find_first_device(struct udevice **devp);
  928. /**
  929. * pci_find_next_device() - return the next available PCI device
  930. *
  931. * Finds the next available PCI device after the one supplied, or sets @devp
  932. * to NULL if there are no more.
  933. *
  934. * @devp: On entry, the last device returned. Set to the next available
  935. * device, or NULL if no more are left or we got an error
  936. * @return 0 if all is OK, -ve on error (e.g. a bus/bridge failed to probe)
  937. */
  938. int pci_find_next_device(struct udevice **devp);
  939. /**
  940. * pci_get_ff() - Returns a mask for the given access size
  941. *
  942. * @size: Access size
  943. * @return 0xff for PCI_SIZE_8, 0xffff for PCI_SIZE_16, 0xffffffff for
  944. * PCI_SIZE_32
  945. */
  946. int pci_get_ff(enum pci_size_t size);
  947. /**
  948. * pci_bus_find_devices () - Find devices on a bus
  949. *
  950. * @bus: Bus to search
  951. * @ids: PCI vendor/device IDs to look for, terminated by 0, 0 record
  952. * @indexp: Pointer to device index to find. To find the first matching
  953. * device, pass 0; to find the second, pass 1, etc. This
  954. * parameter is decremented for each non-matching device so
  955. * can be called repeatedly.
  956. * @devp: Returns matching device if found
  957. * @return 0 if found, -ENODEV if not
  958. */
  959. int pci_bus_find_devices(struct udevice *bus, const struct pci_device_id *ids,
  960. int *indexp, struct udevice **devp);
  961. /**
  962. * pci_find_device_id() - Find a device on any bus
  963. *
  964. * @ids: PCI vendor/device IDs to look for, terminated by 0, 0 record
  965. * @index: Index number of device to find, 0 for the first match, 1 for
  966. * the second, etc.
  967. * @devp: Returns matching device if found
  968. * @return 0 if found, -ENODEV if not
  969. */
  970. int pci_find_device_id(const struct pci_device_id *ids, int index,
  971. struct udevice **devp);
  972. /**
  973. * dm_pci_hose_probe_bus() - probe a subordinate bus, scanning it for devices
  974. *
  975. * This probes the given bus which causes it to be scanned for devices. The
  976. * devices will be bound but not probed.
  977. *
  978. * @hose specifies the PCI hose that will be used for the scan. This is
  979. * always a top-level bus with uclass UCLASS_PCI. The bus to scan is
  980. * in @bdf, and is a subordinate bus reachable from @hose.
  981. *
  982. * @hose: PCI hose to scan
  983. * @bdf: PCI bus address to scan (PCI_BUS(bdf) is the bus number)
  984. * @return 0 if OK, -ve on error
  985. */
  986. int dm_pci_hose_probe_bus(struct udevice *bus);
  987. /**
  988. * pci_bus_read_config() - Read a configuration value from a device
  989. *
  990. * TODO(sjg@chromium.org): We should be able to pass just a device and have
  991. * it do the right thing. It would be good to have that function also.
  992. *
  993. * @bus: Bus to read from
  994. * @bdf: PCI device address: bus, device and function -see PCI_BDF()
  995. * @offset: Register offset to read
  996. * @valuep: Place to put the returned value
  997. * @size: Access size
  998. * @return 0 if OK, -ve on error
  999. */
  1000. int pci_bus_read_config(const struct udevice *bus, pci_dev_t bdf, int offset,
  1001. unsigned long *valuep, enum pci_size_t size);
  1002. /**
  1003. * pci_bus_write_config() - Write a configuration value to a device
  1004. *
  1005. * @bus: Bus to write from
  1006. * @bdf: PCI device address: bus, device and function -see PCI_BDF()
  1007. * @offset: Register offset to write
  1008. * @value: Value to write
  1009. * @size: Access size
  1010. * @return 0 if OK, -ve on error
  1011. */
  1012. int pci_bus_write_config(struct udevice *bus, pci_dev_t bdf, int offset,
  1013. unsigned long value, enum pci_size_t size);
  1014. /**
  1015. * pci_bus_clrset_config32() - Update a configuration value for a device
  1016. *
  1017. * The register at @offset is updated to (oldvalue & ~clr) | set.
  1018. *
  1019. * @bus: Bus to access
  1020. * @bdf: PCI device address: bus, device and function -see PCI_BDF()
  1021. * @offset: Register offset to update
  1022. * @clr: Bits to clear
  1023. * @set: Bits to set
  1024. * @return 0 if OK, -ve on error
  1025. */
  1026. int pci_bus_clrset_config32(struct udevice *bus, pci_dev_t bdf, int offset,
  1027. u32 clr, u32 set);
  1028. /**
  1029. * Driver model PCI config access functions. Use these in preference to others
  1030. * when you have a valid device
  1031. */
  1032. int dm_pci_read_config(const struct udevice *dev, int offset,
  1033. unsigned long *valuep, enum pci_size_t size);
  1034. int dm_pci_read_config8(const struct udevice *dev, int offset, u8 *valuep);
  1035. int dm_pci_read_config16(const struct udevice *dev, int offset, u16 *valuep);
  1036. int dm_pci_read_config32(const struct udevice *dev, int offset, u32 *valuep);
  1037. int dm_pci_write_config(struct udevice *dev, int offset, unsigned long value,
  1038. enum pci_size_t size);
  1039. int dm_pci_write_config8(struct udevice *dev, int offset, u8 value);
  1040. int dm_pci_write_config16(struct udevice *dev, int offset, u16 value);
  1041. int dm_pci_write_config32(struct udevice *dev, int offset, u32 value);
  1042. /**
  1043. * These permit convenient read/modify/write on PCI configuration. The
  1044. * register is updated to (oldvalue & ~clr) | set.
  1045. */
  1046. int dm_pci_clrset_config8(struct udevice *dev, int offset, u32 clr, u32 set);
  1047. int dm_pci_clrset_config16(struct udevice *dev, int offset, u32 clr, u32 set);
  1048. int dm_pci_clrset_config32(struct udevice *dev, int offset, u32 clr, u32 set);
  1049. /*
  1050. * The following functions provide access to the above without needing the
  1051. * size parameter. We are trying to encourage the use of the 8/16/32-style
  1052. * functions, rather than byte/word/dword. But both are supported.
  1053. */
  1054. int pci_write_config32(pci_dev_t pcidev, int offset, u32 value);
  1055. int pci_write_config16(pci_dev_t pcidev, int offset, u16 value);
  1056. int pci_write_config8(pci_dev_t pcidev, int offset, u8 value);
  1057. int pci_read_config32(pci_dev_t pcidev, int offset, u32 *valuep);
  1058. int pci_read_config16(pci_dev_t pcidev, int offset, u16 *valuep);
  1059. int pci_read_config8(pci_dev_t pcidev, int offset, u8 *valuep);
  1060. /**
  1061. * pci_generic_mmap_write_config() - Generic helper for writing to
  1062. * memory-mapped PCI configuration space.
  1063. * @bus: Pointer to the PCI bus
  1064. * @addr_f: Callback for calculating the config space address
  1065. * @bdf: Identifies the PCI device to access
  1066. * @offset: The offset into the device's configuration space
  1067. * @value: The value to write
  1068. * @size: Indicates the size of access to perform
  1069. *
  1070. * Write the value @value of size @size from offset @offset within the
  1071. * configuration space of the device identified by the bus, device & function
  1072. * numbers in @bdf on the PCI bus @bus. The callback function @addr_f is
  1073. * responsible for calculating the CPU address of the respective configuration
  1074. * space offset.
  1075. *
  1076. * Return: 0 on success, else -EINVAL
  1077. */
  1078. int pci_generic_mmap_write_config(
  1079. const struct udevice *bus,
  1080. int (*addr_f)(const struct udevice *bus, pci_dev_t bdf, uint offset,
  1081. void **addrp),
  1082. pci_dev_t bdf,
  1083. uint offset,
  1084. ulong value,
  1085. enum pci_size_t size);
  1086. /**
  1087. * pci_generic_mmap_read_config() - Generic helper for reading from
  1088. * memory-mapped PCI configuration space.
  1089. * @bus: Pointer to the PCI bus
  1090. * @addr_f: Callback for calculating the config space address
  1091. * @bdf: Identifies the PCI device to access
  1092. * @offset: The offset into the device's configuration space
  1093. * @valuep: A pointer at which to store the read value
  1094. * @size: Indicates the size of access to perform
  1095. *
  1096. * Read a value of size @size from offset @offset within the configuration
  1097. * space of the device identified by the bus, device & function numbers in @bdf
  1098. * on the PCI bus @bus. The callback function @addr_f is responsible for
  1099. * calculating the CPU address of the respective configuration space offset.
  1100. *
  1101. * Return: 0 on success, else -EINVAL
  1102. */
  1103. int pci_generic_mmap_read_config(
  1104. const struct udevice *bus,
  1105. int (*addr_f)(const struct udevice *bus, pci_dev_t bdf, uint offset,
  1106. void **addrp),
  1107. pci_dev_t bdf,
  1108. uint offset,
  1109. ulong *valuep,
  1110. enum pci_size_t size);
  1111. #if defined(CONFIG_PCI_SRIOV)
  1112. /**
  1113. * pci_sriov_init() - Scan Virtual Function devices
  1114. *
  1115. * @pdev: Physical Function udevice handle
  1116. * @vf_en: Number of Virtual Function devices to enable
  1117. * @return 0 on success, -ve on error
  1118. */
  1119. int pci_sriov_init(struct udevice *pdev, int vf_en);
  1120. /**
  1121. * pci_sriov_get_totalvfs() - Get total available Virtual Function devices
  1122. *
  1123. * @pdev: Physical Function udevice handle
  1124. * @return count on success, -ve on error
  1125. */
  1126. int pci_sriov_get_totalvfs(struct udevice *pdev);
  1127. #endif
  1128. #ifdef CONFIG_DM_PCI_COMPAT
  1129. /* Compatibility with old naming */
  1130. static inline int pci_write_config_dword(pci_dev_t pcidev, int offset,
  1131. u32 value)
  1132. {
  1133. return pci_write_config32(pcidev, offset, value);
  1134. }
  1135. /* Compatibility with old naming */
  1136. static inline int pci_write_config_word(pci_dev_t pcidev, int offset,
  1137. u16 value)
  1138. {
  1139. return pci_write_config16(pcidev, offset, value);
  1140. }
  1141. /* Compatibility with old naming */
  1142. static inline int pci_write_config_byte(pci_dev_t pcidev, int offset,
  1143. u8 value)
  1144. {
  1145. return pci_write_config8(pcidev, offset, value);
  1146. }
  1147. /* Compatibility with old naming */
  1148. static inline int pci_read_config_dword(pci_dev_t pcidev, int offset,
  1149. u32 *valuep)
  1150. {
  1151. return pci_read_config32(pcidev, offset, valuep);
  1152. }
  1153. /* Compatibility with old naming */
  1154. static inline int pci_read_config_word(pci_dev_t pcidev, int offset,
  1155. u16 *valuep)
  1156. {
  1157. return pci_read_config16(pcidev, offset, valuep);
  1158. }
  1159. /* Compatibility with old naming */
  1160. static inline int pci_read_config_byte(pci_dev_t pcidev, int offset,
  1161. u8 *valuep)
  1162. {
  1163. return pci_read_config8(pcidev, offset, valuep);
  1164. }
  1165. #endif /* CONFIG_DM_PCI_COMPAT */
  1166. /**
  1167. * dm_pciauto_config_device() - configure a device ready for use
  1168. *
  1169. * Space is allocated for each PCI base address register (BAR) so that the
  1170. * devices are mapped into memory and I/O space ready for use.
  1171. *
  1172. * @dev: Device to configure
  1173. * @return 0 if OK, -ve on error
  1174. */
  1175. int dm_pciauto_config_device(struct udevice *dev);
  1176. /**
  1177. * pci_conv_32_to_size() - convert a 32-bit read value to the given size
  1178. *
  1179. * Some PCI buses must always perform 32-bit reads. The data must then be
  1180. * shifted and masked to reflect the required access size and offset. This
  1181. * function performs this transformation.
  1182. *
  1183. * @value: Value to transform (32-bit value read from @offset & ~3)
  1184. * @offset: Register offset that was read
  1185. * @size: Required size of the result
  1186. * @return the value that would have been obtained if the read had been
  1187. * performed at the given offset with the correct size
  1188. */
  1189. ulong pci_conv_32_to_size(ulong value, uint offset, enum pci_size_t size);
  1190. /**
  1191. * pci_conv_size_to_32() - update a 32-bit value to prepare for a write
  1192. *
  1193. * Some PCI buses must always perform 32-bit writes. To emulate a smaller
  1194. * write the old 32-bit data must be read, updated with the required new data
  1195. * and written back as a 32-bit value. This function performs the
  1196. * transformation from the old value to the new value.
  1197. *
  1198. * @value: Value to transform (32-bit value read from @offset & ~3)
  1199. * @offset: Register offset that should be written
  1200. * @size: Required size of the write
  1201. * @return the value that should be written as a 32-bit access to @offset & ~3.
  1202. */
  1203. ulong pci_conv_size_to_32(ulong old, ulong value, uint offset,
  1204. enum pci_size_t size);
  1205. /**
  1206. * pci_get_controller() - obtain the controller to use for a bus
  1207. *
  1208. * @dev: Device to check
  1209. * @return pointer to the controller device for this bus
  1210. */
  1211. struct udevice *pci_get_controller(struct udevice *dev);
  1212. /**
  1213. * pci_get_regions() - obtain pointers to all the region types
  1214. *
  1215. * @dev: Device to check
  1216. * @iop: Returns a pointer to the I/O region, or NULL if none
  1217. * @memp: Returns a pointer to the memory region, or NULL if none
  1218. * @prefp: Returns a pointer to the pre-fetch region, or NULL if none
  1219. * @return the number of non-NULL regions returned, normally 3
  1220. */
  1221. int pci_get_regions(struct udevice *dev, struct pci_region **iop,
  1222. struct pci_region **memp, struct pci_region **prefp);
  1223. int
  1224. pci_get_dma_regions(struct udevice *dev, struct pci_region *memp, int index);
  1225. /**
  1226. * dm_pci_write_bar32() - Write the address of a BAR
  1227. *
  1228. * This writes a raw address to a bar
  1229. *
  1230. * @dev: PCI device to update
  1231. * @barnum: BAR number (0-5)
  1232. * @addr: BAR address
  1233. */
  1234. void dm_pci_write_bar32(struct udevice *dev, int barnum, u32 addr);
  1235. /**
  1236. * dm_pci_read_bar32() - read a base address register from a device
  1237. *
  1238. * @dev: Device to check
  1239. * @barnum: Bar number to read (numbered from 0)
  1240. * @return: value of BAR
  1241. */
  1242. u32 dm_pci_read_bar32(const struct udevice *dev, int barnum);
  1243. /**
  1244. * dm_pci_bus_to_phys() - convert a PCI bus address to a physical address
  1245. *
  1246. * @dev: Device containing the PCI address
  1247. * @addr: PCI address to convert
  1248. * @flags: Flags for the region type (PCI_REGION_...)
  1249. * @return physical address corresponding to that PCI bus address
  1250. */
  1251. phys_addr_t dm_pci_bus_to_phys(struct udevice *dev, pci_addr_t addr,
  1252. unsigned long flags);
  1253. /**
  1254. * dm_pci_phys_to_bus() - convert a physical address to a PCI bus address
  1255. *
  1256. * @dev: Device containing the bus address
  1257. * @addr: Physical address to convert
  1258. * @flags: Flags for the region type (PCI_REGION_...)
  1259. * @return PCI bus address corresponding to that physical address
  1260. */
  1261. pci_addr_t dm_pci_phys_to_bus(struct udevice *dev, phys_addr_t addr,
  1262. unsigned long flags);
  1263. /**
  1264. * dm_pci_map_bar() - get a virtual address associated with a BAR region
  1265. *
  1266. * Looks up a base address register and finds the physical memory address
  1267. * that corresponds to it.
  1268. * Can be used for 32b BARs 0-5 on type 0 functions and for 32b BARs 0-1 on
  1269. * type 1 functions.
  1270. * Can also be used on type 0 functions that support Enhanced Allocation for
  1271. * 32b/64b BARs. Note that duplicate BEI entries are not supported.
  1272. *
  1273. * @dev: Device to check
  1274. * @bar: Bar register offset (PCI_BASE_ADDRESS_...)
  1275. * @flags: Flags for the region type (PCI_REGION_...)
  1276. * @return: pointer to the virtual address to use or 0 on error
  1277. */
  1278. void *dm_pci_map_bar(struct udevice *dev, int bar, int flags);
  1279. /**
  1280. * dm_pci_find_next_capability() - find a capability starting from an offset
  1281. *
  1282. * Tell if a device supports a given PCI capability. Returns the
  1283. * address of the requested capability structure within the device's
  1284. * PCI configuration space or 0 in case the device does not support it.
  1285. *
  1286. * Possible values for @cap:
  1287. *
  1288. * %PCI_CAP_ID_MSI Message Signalled Interrupts
  1289. * %PCI_CAP_ID_PCIX PCI-X
  1290. * %PCI_CAP_ID_EXP PCI Express
  1291. * %PCI_CAP_ID_MSIX MSI-X
  1292. *
  1293. * See PCI_CAP_ID_xxx for the complete capability ID codes.
  1294. *
  1295. * @dev: PCI device to query
  1296. * @start: offset to start from
  1297. * @cap: capability code
  1298. * @return: capability address or 0 if not supported
  1299. */
  1300. int dm_pci_find_next_capability(struct udevice *dev, u8 start, int cap);
  1301. /**
  1302. * dm_pci_find_capability() - find a capability
  1303. *
  1304. * Tell if a device supports a given PCI capability. Returns the
  1305. * address of the requested capability structure within the device's
  1306. * PCI configuration space or 0 in case the device does not support it.
  1307. *
  1308. * Possible values for @cap:
  1309. *
  1310. * %PCI_CAP_ID_MSI Message Signalled Interrupts
  1311. * %PCI_CAP_ID_PCIX PCI-X
  1312. * %PCI_CAP_ID_EXP PCI Express
  1313. * %PCI_CAP_ID_MSIX MSI-X
  1314. *
  1315. * See PCI_CAP_ID_xxx for the complete capability ID codes.
  1316. *
  1317. * @dev: PCI device to query
  1318. * @cap: capability code
  1319. * @return: capability address or 0 if not supported
  1320. */
  1321. int dm_pci_find_capability(struct udevice *dev, int cap);
  1322. /**
  1323. * dm_pci_find_next_ext_capability() - find an extended capability
  1324. * starting from an offset
  1325. *
  1326. * Tell if a device supports a given PCI express extended capability.
  1327. * Returns the address of the requested extended capability structure
  1328. * within the device's PCI configuration space or 0 in case the device
  1329. * does not support it.
  1330. *
  1331. * Possible values for @cap:
  1332. *
  1333. * %PCI_EXT_CAP_ID_ERR Advanced Error Reporting
  1334. * %PCI_EXT_CAP_ID_VC Virtual Channel
  1335. * %PCI_EXT_CAP_ID_DSN Device Serial Number
  1336. * %PCI_EXT_CAP_ID_PWR Power Budgeting
  1337. *
  1338. * See PCI_EXT_CAP_ID_xxx for the complete extended capability ID codes.
  1339. *
  1340. * @dev: PCI device to query
  1341. * @start: offset to start from
  1342. * @cap: extended capability code
  1343. * @return: extended capability address or 0 if not supported
  1344. */
  1345. int dm_pci_find_next_ext_capability(struct udevice *dev, int start, int cap);
  1346. /**
  1347. * dm_pci_find_ext_capability() - find an extended capability
  1348. *
  1349. * Tell if a device supports a given PCI express extended capability.
  1350. * Returns the address of the requested extended capability structure
  1351. * within the device's PCI configuration space or 0 in case the device
  1352. * does not support it.
  1353. *
  1354. * Possible values for @cap:
  1355. *
  1356. * %PCI_EXT_CAP_ID_ERR Advanced Error Reporting
  1357. * %PCI_EXT_CAP_ID_VC Virtual Channel
  1358. * %PCI_EXT_CAP_ID_DSN Device Serial Number
  1359. * %PCI_EXT_CAP_ID_PWR Power Budgeting
  1360. *
  1361. * See PCI_EXT_CAP_ID_xxx for the complete extended capability ID codes.
  1362. *
  1363. * @dev: PCI device to query
  1364. * @cap: extended capability code
  1365. * @return: extended capability address or 0 if not supported
  1366. */
  1367. int dm_pci_find_ext_capability(struct udevice *dev, int cap);
  1368. /**
  1369. * dm_pci_flr() - Perform FLR if the device suppoorts it
  1370. *
  1371. * @dev: PCI device to reset
  1372. * @return: 0 if OK, -ENOENT if FLR is not supported by dev
  1373. */
  1374. int dm_pci_flr(struct udevice *dev);
  1375. #define dm_pci_virt_to_bus(dev, addr, flags) \
  1376. dm_pci_phys_to_bus(dev, (virt_to_phys(addr)), (flags))
  1377. #define dm_pci_bus_to_virt(dev, addr, flags, len, map_flags) \
  1378. map_physmem(dm_pci_bus_to_phys(dev, (addr), (flags)), \
  1379. (len), (map_flags))
  1380. #define dm_pci_phys_to_mem(dev, addr) \
  1381. dm_pci_phys_to_bus((dev), (addr), PCI_REGION_MEM)
  1382. #define dm_pci_mem_to_phys(dev, addr) \
  1383. dm_pci_bus_to_phys((dev), (addr), PCI_REGION_MEM)
  1384. #define dm_pci_phys_to_io(dev, addr) \
  1385. dm_pci_phys_to_bus((dev), (addr), PCI_REGION_IO)
  1386. #define dm_pci_io_to_phys(dev, addr) \
  1387. dm_pci_bus_to_phys((dev), (addr), PCI_REGION_IO)
  1388. #define dm_pci_virt_to_mem(dev, addr) \
  1389. dm_pci_virt_to_bus((dev), (addr), PCI_REGION_MEM)
  1390. #define dm_pci_mem_to_virt(dev, addr, len, map_flags) \
  1391. dm_pci_bus_to_virt((dev), (addr), PCI_REGION_MEM, (len), (map_flags))
  1392. #define dm_pci_virt_to_io(dev, addr) \
  1393. dm_pci_virt_to_bus((dev), (addr), PCI_REGION_IO)
  1394. #define dm_pci_io_to_virt(dev, addr, len, map_flags) \
  1395. dm_pci_bus_to_virt((dev), (addr), PCI_REGION_IO, (len), (map_flags))
  1396. /**
  1397. * dm_pci_find_device() - find a device by vendor/device ID
  1398. *
  1399. * @vendor: Vendor ID
  1400. * @device: Device ID
  1401. * @index: 0 to find the first match, 1 for second, etc.
  1402. * @devp: Returns pointer to the device, if found
  1403. * @return 0 if found, -ve on error
  1404. */
  1405. int dm_pci_find_device(unsigned int vendor, unsigned int device, int index,
  1406. struct udevice **devp);
  1407. /**
  1408. * dm_pci_find_class() - find a device by class
  1409. *
  1410. * @find_class: 3-byte (24-bit) class value to find
  1411. * @index: 0 to find the first match, 1 for second, etc.
  1412. * @devp: Returns pointer to the device, if found
  1413. * @return 0 if found, -ve on error
  1414. */
  1415. int dm_pci_find_class(uint find_class, int index, struct udevice **devp);
  1416. /**
  1417. * struct pci_emul_uc_priv - holds info about an emulator device
  1418. *
  1419. * There is always at most one emulator per client
  1420. *
  1421. * @client: Client device if any, else NULL
  1422. */
  1423. struct pci_emul_uc_priv {
  1424. struct udevice *client;
  1425. };
  1426. /**
  1427. * struct dm_pci_emul_ops - PCI device emulator operations
  1428. */
  1429. struct dm_pci_emul_ops {
  1430. /**
  1431. * read_config() - Read a PCI configuration value
  1432. *
  1433. * @dev: Emulated device to read from
  1434. * @offset: Byte offset within the device's configuration space
  1435. * @valuep: Place to put the returned value
  1436. * @size: Access size
  1437. * @return 0 if OK, -ve on error
  1438. */
  1439. int (*read_config)(const struct udevice *dev, uint offset,
  1440. ulong *valuep, enum pci_size_t size);
  1441. /**
  1442. * write_config() - Write a PCI configuration value
  1443. *
  1444. * @dev: Emulated device to write to
  1445. * @offset: Byte offset within the device's configuration space
  1446. * @value: Value to write
  1447. * @size: Access size
  1448. * @return 0 if OK, -ve on error
  1449. */
  1450. int (*write_config)(struct udevice *dev, uint offset, ulong value,
  1451. enum pci_size_t size);
  1452. /**
  1453. * read_io() - Read a PCI I/O value
  1454. *
  1455. * @dev: Emulated device to read from
  1456. * @addr: I/O address to read
  1457. * @valuep: Place to put the returned value
  1458. * @size: Access size
  1459. * @return 0 if OK, -ENOENT if @addr is not mapped by this device,
  1460. * other -ve value on error
  1461. */
  1462. int (*read_io)(struct udevice *dev, unsigned int addr, ulong *valuep,
  1463. enum pci_size_t size);
  1464. /**
  1465. * write_io() - Write a PCI I/O value
  1466. *
  1467. * @dev: Emulated device to write from
  1468. * @addr: I/O address to write
  1469. * @value: Value to write
  1470. * @size: Access size
  1471. * @return 0 if OK, -ENOENT if @addr is not mapped by this device,
  1472. * other -ve value on error
  1473. */
  1474. int (*write_io)(struct udevice *dev, unsigned int addr,
  1475. ulong value, enum pci_size_t size);
  1476. /**
  1477. * map_physmem() - Map a device into sandbox memory
  1478. *
  1479. * @dev: Emulated device to map
  1480. * @addr: Memory address, normally corresponding to a PCI BAR.
  1481. * The device should have been configured to have a BAR
  1482. * at this address.
  1483. * @lenp: On entry, the size of the area to map, On exit it is
  1484. * updated to the size actually mapped, which may be less
  1485. * if the device has less space
  1486. * @ptrp: Returns a pointer to the mapped address. The device's
  1487. * space can be accessed as @lenp bytes starting here
  1488. * @return 0 if OK, -ENOENT if @addr is not mapped by this device,
  1489. * other -ve value on error
  1490. */
  1491. int (*map_physmem)(struct udevice *dev, phys_addr_t addr,
  1492. unsigned long *lenp, void **ptrp);
  1493. /**
  1494. * unmap_physmem() - undo a memory mapping
  1495. *
  1496. * This must be called after map_physmem() to undo the mapping.
  1497. * Some devices can use this to check what has been written into
  1498. * their mapped memory and perform an operations they require on it.
  1499. * In this way, map/unmap can be used as a sort of handshake between
  1500. * the emulated device and its users.
  1501. *
  1502. * @dev: Emuated device to unmap
  1503. * @vaddr: Mapped memory address, as passed to map_physmem()
  1504. * @len: Size of area mapped, as returned by map_physmem()
  1505. * @return 0 if OK, -ve on error
  1506. */
  1507. int (*unmap_physmem)(struct udevice *dev, const void *vaddr,
  1508. unsigned long len);
  1509. };
  1510. /* Get access to a PCI device emulator's operations */
  1511. #define pci_get_emul_ops(dev) ((struct dm_pci_emul_ops *)(dev)->driver->ops)
  1512. /**
  1513. * sandbox_pci_get_emul() - Get the emulation device for a PCI device
  1514. *
  1515. * Searches for a suitable emulator for the given PCI bus device
  1516. *
  1517. * @bus: PCI bus to search
  1518. * @find_devfn: PCI device and function address (PCI_DEVFN())
  1519. * @containerp: Returns container device if found
  1520. * @emulp: Returns emulated device if found
  1521. * @return 0 if found, -ENODEV if not found
  1522. */
  1523. int sandbox_pci_get_emul(const struct udevice *bus, pci_dev_t find_devfn,
  1524. struct udevice **containerp, struct udevice **emulp);
  1525. /**
  1526. * sandbox_pci_get_client() - Find the client for an emulation device
  1527. *
  1528. * @emul: Emulation device to check
  1529. * @devp: Returns the client device emulated by this device
  1530. * @return 0 if OK, -ENOENT if the device has no client yet
  1531. */
  1532. int sandbox_pci_get_client(struct udevice *emul, struct udevice **devp);
  1533. /**
  1534. * board_pci_fixup_dev() - Board callback for PCI device fixups
  1535. *
  1536. * @bus: PCI bus
  1537. * @dev: PCI device
  1538. */
  1539. extern void board_pci_fixup_dev(struct udevice *bus, struct udevice *dev);
  1540. #endif /* CONFIG_DM_PCI */
  1541. /**
  1542. * PCI_DEVICE - macro used to describe a specific pci device
  1543. * @vend: the 16 bit PCI Vendor ID
  1544. * @dev: the 16 bit PCI Device ID
  1545. *
  1546. * This macro is used to create a struct pci_device_id that matches a
  1547. * specific device. The subvendor and subdevice fields will be set to
  1548. * PCI_ANY_ID.
  1549. */
  1550. #define PCI_DEVICE(vend, dev) \
  1551. .vendor = (vend), .device = (dev), \
  1552. .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID
  1553. /**
  1554. * PCI_DEVICE_SUB - macro used to describe a specific pci device with subsystem
  1555. * @vend: the 16 bit PCI Vendor ID
  1556. * @dev: the 16 bit PCI Device ID
  1557. * @subvend: the 16 bit PCI Subvendor ID
  1558. * @subdev: the 16 bit PCI Subdevice ID
  1559. *
  1560. * This macro is used to create a struct pci_device_id that matches a
  1561. * specific device with subsystem information.
  1562. */
  1563. #define PCI_DEVICE_SUB(vend, dev, subvend, subdev) \
  1564. .vendor = (vend), .device = (dev), \
  1565. .subvendor = (subvend), .subdevice = (subdev)
  1566. /**
  1567. * PCI_DEVICE_CLASS - macro used to describe a specific pci device class
  1568. * @dev_class: the class, subclass, prog-if triple for this device
  1569. * @dev_class_mask: the class mask for this device
  1570. *
  1571. * This macro is used to create a struct pci_device_id that matches a
  1572. * specific PCI class. The vendor, device, subvendor, and subdevice
  1573. * fields will be set to PCI_ANY_ID.
  1574. */
  1575. #define PCI_DEVICE_CLASS(dev_class, dev_class_mask) \
  1576. .class = (dev_class), .class_mask = (dev_class_mask), \
  1577. .vendor = PCI_ANY_ID, .device = PCI_ANY_ID, \
  1578. .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID
  1579. /**
  1580. * PCI_VDEVICE - macro used to describe a specific pci device in short form
  1581. * @vend: the vendor name
  1582. * @dev: the 16 bit PCI Device ID
  1583. *
  1584. * This macro is used to create a struct pci_device_id that matches a
  1585. * specific PCI device. The subvendor, and subdevice fields will be set
  1586. * to PCI_ANY_ID. The macro allows the next field to follow as the device
  1587. * private data.
  1588. */
  1589. #define PCI_VDEVICE(vend, dev) \
  1590. .vendor = PCI_VENDOR_ID_##vend, .device = (dev), \
  1591. .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID, 0, 0
  1592. /**
  1593. * struct pci_driver_entry - Matches a driver to its pci_device_id list
  1594. * @driver: Driver to use
  1595. * @match: List of match records for this driver, terminated by {}
  1596. */
  1597. struct pci_driver_entry {
  1598. struct driver *driver;
  1599. const struct pci_device_id *match;
  1600. };
  1601. #define U_BOOT_PCI_DEVICE(__name, __match) \
  1602. ll_entry_declare(struct pci_driver_entry, __name, pci_driver_entry) = {\
  1603. .driver = llsym(struct driver, __name, driver), \
  1604. .match = __match, \
  1605. }
  1606. #endif /* __ASSEMBLY__ */
  1607. #endif /* _PCI_H */