gsc.c 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2021 Gateworks Corporation
  4. */
  5. #include <common.h>
  6. #include <command.h>
  7. #include <hang.h>
  8. #include <hexdump.h>
  9. #include <i2c.h>
  10. #include <linux/delay.h>
  11. #include <dm/uclass.h>
  12. #include "gsc.h"
  13. DECLARE_GLOBAL_DATA_PTR;
  14. struct venice_board_info som_info;
  15. struct venice_board_info base_info;
  16. char venice_model[32];
  17. /* return a mac address from EEPROM info */
  18. int gsc_getmac(int index, uint8_t *address)
  19. {
  20. int i, j;
  21. u32 maclow, machigh;
  22. u64 mac;
  23. j = 0;
  24. if (som_info.macno) {
  25. maclow = som_info.mac[5];
  26. maclow |= som_info.mac[4] << 8;
  27. maclow |= som_info.mac[3] << 16;
  28. maclow |= som_info.mac[2] << 24;
  29. machigh = som_info.mac[1];
  30. machigh |= som_info.mac[0] << 8;
  31. mac = machigh;
  32. mac <<= 32;
  33. mac |= maclow;
  34. for (i = 0; i < som_info.macno; i++, j++) {
  35. if (index == j)
  36. goto out;
  37. }
  38. }
  39. maclow = base_info.mac[5];
  40. maclow |= base_info.mac[4] << 8;
  41. maclow |= base_info.mac[3] << 16;
  42. maclow |= base_info.mac[2] << 24;
  43. machigh = base_info.mac[1];
  44. machigh |= base_info.mac[0] << 8;
  45. mac = machigh;
  46. mac <<= 32;
  47. mac |= maclow;
  48. for (i = 0; i < base_info.macno; i++, j++) {
  49. if (index == j)
  50. goto out;
  51. }
  52. return -EINVAL;
  53. out:
  54. mac += i;
  55. address[0] = (mac >> 40) & 0xff;
  56. address[1] = (mac >> 32) & 0xff;
  57. address[2] = (mac >> 24) & 0xff;
  58. address[3] = (mac >> 16) & 0xff;
  59. address[4] = (mac >> 8) & 0xff;
  60. address[5] = (mac >> 0) & 0xff;
  61. return 0;
  62. }
  63. /* System Controller registers */
  64. enum {
  65. GSC_SC_CTRL0 = 0,
  66. GSC_SC_CTRL1 = 1,
  67. GSC_SC_STATUS = 10,
  68. GSC_SC_FWCRC = 12,
  69. GSC_SC_FWVER = 14,
  70. GSC_SC_WP = 15,
  71. GSC_SC_RST_CAUSE = 16,
  72. GSC_SC_THERM_PROTECT = 19,
  73. };
  74. /* System Controller Control1 bits */
  75. enum {
  76. GSC_SC_CTRL1_WDTIME = 4, /* 1 = 60s timeout, 0 = 30s timeout */
  77. GSC_SC_CTRL1_WDEN = 5, /* 1 = enable, 0 = disable */
  78. GSC_SC_CTRL1_BOOT_CHK = 6, /* 1 = enable alt boot check */
  79. GSC_SC_CTRL1_WDDIS = 7, /* 1 = disable boot watchdog */
  80. };
  81. /* System Controller Interrupt bits */
  82. enum {
  83. GSC_SC_IRQ_PB = 0, /* Pushbutton switch */
  84. GSC_SC_IRQ_SECURE = 1, /* Secure Key erase operation complete */
  85. GSC_SC_IRQ_EEPROM_WP = 2, /* EEPROM write violation */
  86. GSC_SC_IRQ_GPIO = 4, /* GPIO change */
  87. GSC_SC_IRQ_TAMPER = 5, /* Tamper detect */
  88. GSC_SC_IRQ_WATCHDOG = 6, /* Watchdog trip */
  89. GSC_SC_IRQ_PBLONG = 7, /* Pushbutton long hold */
  90. };
  91. /* System Controller WP bits */
  92. enum {
  93. GSC_SC_WP_ALL = 0, /* Write Protect All EEPROM regions */
  94. GSC_SC_WP_BOARDINFO = 1, /* Write Protect Board Info region */
  95. };
  96. /* System Controller Reset Cause */
  97. enum {
  98. GSC_SC_RST_CAUSE_VIN = 0,
  99. GSC_SC_RST_CAUSE_PB = 1,
  100. GSC_SC_RST_CAUSE_WDT = 2,
  101. GSC_SC_RST_CAUSE_CPU = 3,
  102. GSC_SC_RST_CAUSE_TEMP_LOCAL = 4,
  103. GSC_SC_RST_CAUSE_TEMP_REMOTE = 5,
  104. GSC_SC_RST_CAUSE_SLEEP = 6,
  105. GSC_SC_RST_CAUSE_BOOT_WDT = 7,
  106. GSC_SC_RST_CAUSE_BOOT_WDT_MAN = 8,
  107. GSC_SC_RST_CAUSE_SOFT_PWR = 9,
  108. GSC_SC_RST_CAUSE_MAX = 10,
  109. };
  110. static struct udevice *gsc_get_dev(int busno, int slave)
  111. {
  112. static const char * const i2c[] = { "i2c@30a20000", "i2c@30a30000" };
  113. struct udevice *dev, *bus;
  114. int ret;
  115. ret = uclass_get_device_by_name(UCLASS_I2C, i2c[busno - 1], &bus);
  116. if (ret) {
  117. printf("GSC : failed I2C%d probe: %d\n", busno, ret);
  118. return NULL;
  119. }
  120. ret = dm_i2c_probe(bus, slave, 0, &dev);
  121. if (ret)
  122. return NULL;
  123. return dev;
  124. }
  125. static int gsc_read_eeprom(int bus, int slave, int alen, struct venice_board_info *info)
  126. {
  127. int i;
  128. int chksum;
  129. unsigned char *buf = (unsigned char *)info;
  130. struct udevice *dev;
  131. int ret;
  132. /* probe device */
  133. dev = gsc_get_dev(bus, slave);
  134. if (!dev) {
  135. if (slave == GSC_EEPROM_ADDR)
  136. puts("ERROR: Failed to probe EEPROM\n");
  137. return -ENODEV;
  138. }
  139. /* read eeprom config section */
  140. memset(info, 0, sizeof(*info));
  141. ret = i2c_set_chip_offset_len(dev, alen);
  142. if (ret) {
  143. puts("EEPROM: Failed to set alen\n");
  144. return ret;
  145. }
  146. ret = dm_i2c_read(dev, 0x00, buf, sizeof(*info));
  147. if (ret) {
  148. if (slave == GSC_EEPROM_ADDR)
  149. printf("EEPROM: Failed to read EEPROM\n");
  150. return ret;
  151. }
  152. /* validate checksum */
  153. for (chksum = 0, i = 0; i < (int)sizeof(*info) - 2; i++)
  154. chksum += buf[i];
  155. if ((info->chksum[0] != chksum >> 8) ||
  156. (info->chksum[1] != (chksum & 0xff))) {
  157. printf("EEPROM: I2C%d@0x%02x: Invalid Checksum\n", bus, slave);
  158. print_hex_dump_bytes("", DUMP_PREFIX_NONE, buf, sizeof(*info));
  159. memset(info, 0, sizeof(*info));
  160. return -EINVAL;
  161. }
  162. /* sanity check valid model */
  163. if (info->model[0] != 'G' || info->model[1] != 'W') {
  164. printf("EEPROM: I2C%d@0x%02x: Invalid Model in EEPROM\n", bus, slave);
  165. print_hex_dump_bytes("", DUMP_PREFIX_NONE, buf, sizeof(*info));
  166. memset(info, 0, sizeof(*info));
  167. return -EINVAL;
  168. }
  169. return 0;
  170. }
  171. static const char *gsc_get_rst_cause(struct udevice *dev)
  172. {
  173. static char str[64];
  174. static const char * const names[] = {
  175. "VIN",
  176. "PB",
  177. "WDT",
  178. "CPU",
  179. "TEMP_L",
  180. "TEMP_R",
  181. "SLEEP",
  182. "BOOT_WDT1",
  183. "BOOT_WDT2",
  184. "SOFT_PWR",
  185. };
  186. unsigned char reg;
  187. /* reset cause */
  188. str[0] = 0;
  189. if (!dm_i2c_read(dev, GSC_SC_RST_CAUSE, &reg, 1)) {
  190. if (reg < ARRAY_SIZE(names))
  191. sprintf(str, "%s", names[reg]);
  192. else
  193. sprintf(str, "0x%02x", reg);
  194. }
  195. /* thermal protection */
  196. if (!dm_i2c_read(dev, GSC_SC_THERM_PROTECT, &reg, 1)) {
  197. strcat(str, " Thermal Protection ");
  198. if (reg & BIT(0))
  199. strcat(str, "Enabled");
  200. else
  201. strcat(str, "Disabled");
  202. }
  203. return str;
  204. }
  205. /* display hardware monitor ADC channels */
  206. int gsc_hwmon(void)
  207. {
  208. const void *fdt = gd->fdt_blob;
  209. struct udevice *dev;
  210. int node, reg, mode, len, val, offset;
  211. const char *label;
  212. u8 buf[2];
  213. int ret;
  214. node = fdt_node_offset_by_compatible(fdt, -1, "gw,gsc-adc");
  215. if (node <= 0)
  216. return node;
  217. /* probe device */
  218. dev = gsc_get_dev(1, GSC_HWMON_ADDR);
  219. if (!dev) {
  220. puts("ERROR: Failed to probe GSC HWMON\n");
  221. return -ENODEV;
  222. }
  223. /* iterate over hwmon nodes */
  224. node = fdt_first_subnode(fdt, node);
  225. while (node > 0) {
  226. reg = fdtdec_get_int(fdt, node, "reg", -1);
  227. mode = fdtdec_get_int(fdt, node, "gw,mode", -1);
  228. offset = fdtdec_get_int(fdt, node, "gw,voltage-offset-microvolt", 0);
  229. label = fdt_stringlist_get(fdt, node, "label", 0, NULL);
  230. if ((reg == -1) || (mode == -1) || !label)
  231. printf("invalid dt:%s\n", fdt_get_name(fdt, node, NULL));
  232. memset(buf, 0, sizeof(buf));
  233. ret = dm_i2c_read(dev, reg, buf, sizeof(buf));
  234. if (ret) {
  235. printf("i2c error: %d\n", ret);
  236. continue;
  237. }
  238. val = buf[0] | buf[1] << 8;
  239. if (val >= 0) {
  240. const u32 *div;
  241. int r[2];
  242. switch (mode) {
  243. case 0: /* temperature (C*10) */
  244. if (val > 0x8000)
  245. val -= 0xffff;
  246. printf("%-8s: %d.%ldC\n", label, val / 10, abs(val % 10));
  247. break;
  248. case 1: /* prescaled voltage */
  249. if (val != 0xffff)
  250. printf("%-8s: %d.%03dV\n", label, val / 1000, val % 1000);
  251. break;
  252. case 2: /* scaled based on ref volt and resolution */
  253. val *= 2500;
  254. val /= 1 << 12;
  255. /* apply pre-scaler voltage divider */
  256. div = fdt_getprop(fdt, node, "gw,voltage-divider-ohms", &len);
  257. if (div && (len == sizeof(uint32_t) * 2)) {
  258. r[0] = fdt32_to_cpu(div[0]);
  259. r[1] = fdt32_to_cpu(div[1]);
  260. if (r[0] && r[1]) {
  261. val *= (r[0] + r[1]);
  262. val /= r[1];
  263. }
  264. }
  265. /* adjust by offset */
  266. val += (offset / 1000);
  267. printf("%-8s: %d.%03dV\n", label, val / 1000, val % 1000);
  268. break;
  269. }
  270. }
  271. node = fdt_next_subnode(fdt, node);
  272. }
  273. return 0;
  274. }
  275. /* determine BOM revision from model */
  276. int get_bom_rev(const char *str)
  277. {
  278. int rev_bom = 0;
  279. int i;
  280. for (i = strlen(str) - 1; i > 0; i--) {
  281. if (str[i] == '-')
  282. break;
  283. if (str[i] >= '1' && str[i] <= '9') {
  284. rev_bom = str[i] - '0';
  285. break;
  286. }
  287. }
  288. return rev_bom;
  289. }
  290. /* determine PCB revision from model */
  291. char get_pcb_rev(const char *str)
  292. {
  293. char rev_pcb = 'A';
  294. int i;
  295. for (i = strlen(str) - 1; i > 0; i--) {
  296. if (str[i] == '-')
  297. break;
  298. if (str[i] >= 'A') {
  299. rev_pcb = str[i];
  300. break;
  301. }
  302. }
  303. return rev_pcb;
  304. }
  305. /*
  306. * get dt name based on model and detail level:
  307. *
  308. * For boards that are a combination of a SoM plus a Baseboard:
  309. * Venice SoM part numbers are GW70xx where xx is:
  310. * 7000-7019: same PCB with som dt of '0x'
  311. * 7020-7039: same PCB with som dt of '2x'
  312. * 7040-7059: same PCB with som dt of '4x'
  313. * 7060-7079: same PCB with som dt of '6x'
  314. * 7080-7099: same PCB with som dt of '8x'
  315. * Venice Baseboard part numbers are GW7xxx where xxx is:
  316. * 7100-7199: same PCB with base dt of '71xx'
  317. * 7200-7299: same PCB with base dt of '72xx'
  318. * 7300-7399: same PCB with base dt of '73xx'
  319. * 7400-7499: same PCB with base dt of '74xx'
  320. * 7500-7599: same PCB with base dt of '75xx'
  321. * 7600-7699: same PCB with base dt of '76xx'
  322. * 7700-7799: same PCB with base dt of '77xx'
  323. * 7800-7899: same PCB with base dt of '78xx'
  324. * DT name is comprised of:
  325. * gw<base dt>-<som dt>-[base-pcb-rev][base-bom-rev][som-pcb-rev][som-bom-rev]
  326. *
  327. * For board models from 7900-7999 each PCB is unique with its own dt:
  328. * DT name is comprised:
  329. * gw<model>-[pcb-rev][bom-rev]
  330. *
  331. */
  332. #define snprintfcat(dest, sz, fmt, ...) \
  333. snprintf((dest) + strlen(dest), (sz) - strlen(dest), fmt, ##__VA_ARGS__)
  334. const char *gsc_get_dtb_name(int level, char *buf, int sz)
  335. {
  336. const char *pre = "imx8mm-venice-gw";
  337. int model, rev_pcb, rev_bom;
  338. model = ((som_info.model[2] - '0') * 1000)
  339. + ((som_info.model[3] - '0') * 100)
  340. + ((som_info.model[4] - '0') * 10)
  341. + (som_info.model[5] - '0');
  342. rev_pcb = tolower(get_pcb_rev(som_info.model));
  343. rev_bom = get_bom_rev(som_info.model);
  344. /* som + baseboard*/
  345. if (base_info.model[0]) {
  346. /* baseboard id: 7100-7199->71; 7200-7299->72; etc */
  347. int base = ((base_info.model[2] - '0') * 10) + (base_info.model[3] - '0');
  348. /* som id: 7000-7019->1; 7020-7039->2; etc */
  349. int som = ((model % 100) / 20) * 2;
  350. int rev_base_pcb = tolower(get_pcb_rev(base_info.model));
  351. int rev_base_bom = get_bom_rev(base_info.model);
  352. snprintf(buf, sz, "%s%2dxx-%dx", pre, base, som);
  353. switch (level) {
  354. case 0: /* full model (ie gw73xx-0x-a1a1) */
  355. if (rev_base_bom)
  356. snprintfcat(buf, sz, "-%c%d", rev_base_pcb, rev_base_bom);
  357. else
  358. snprintfcat(buf, sz, "-%c", rev_base_pcb);
  359. if (rev_bom)
  360. snprintfcat(buf, sz, "%c%d", rev_pcb, rev_bom);
  361. else
  362. snprintfcat(buf, sz, "%c", rev_pcb);
  363. break;
  364. case 1: /* don't care about SoM revision */
  365. if (rev_base_bom)
  366. snprintfcat(buf, sz, "-%c%d", rev_base_pcb, rev_base_bom);
  367. else
  368. snprintfcat(buf, sz, "-%c", rev_base_pcb);
  369. snprintfcat(buf, sz, "xx");
  370. break;
  371. case 2: /* don't care about baseboard revision */
  372. snprintfcat(buf, sz, "-xx");
  373. if (rev_bom)
  374. snprintfcat(buf, sz, "%c%d", rev_pcb, rev_bom);
  375. else
  376. snprintfcat(buf, sz, "%c", rev_pcb);
  377. break;
  378. case 3: /* don't care about SoM/baseboard revision */
  379. break;
  380. default:
  381. return NULL;
  382. }
  383. } else {
  384. snprintf(buf, sz, "%s%04d", pre, model);
  385. switch (level) {
  386. case 0: /* full model wth PCB and BOM revision first (ie gw7901-a1) */
  387. if (rev_bom)
  388. snprintfcat(buf, sz, "-%c%d", rev_pcb, rev_bom);
  389. else
  390. snprintfcat(buf, sz, "-%c", rev_pcb);
  391. break;
  392. case 1: /* don't care about BOM revision */
  393. snprintfcat(buf, sz, "-%c", rev_pcb);
  394. break;
  395. case 2: /* don't care about PCB or BOM revision */
  396. break;
  397. default:
  398. return NULL;
  399. }
  400. }
  401. return buf;
  402. }
  403. static int gsc_read(void)
  404. {
  405. int ret;
  406. ret = gsc_read_eeprom(1, GSC_EEPROM_ADDR, 1, &som_info);
  407. if (ret) {
  408. memset(&som_info, 0, sizeof(som_info));
  409. return ret;
  410. }
  411. /* read optional baseboard EEPROM */
  412. return gsc_read_eeprom(2, 0x52, 2, &base_info);
  413. }
  414. static int gsc_info(int verbose)
  415. {
  416. struct udevice *dev;
  417. unsigned char buf[16];
  418. char rev_pcb;
  419. int rev_bom;
  420. if (!base_info.model[0]) {
  421. strcpy(venice_model, som_info.model);
  422. printf("Model : %s\n", som_info.model);
  423. printf("Serial : %d\n", som_info.serial);
  424. printf("MFGDate : %02x-%02x-%02x%02x\n",
  425. som_info.mfgdate[0], som_info.mfgdate[1],
  426. som_info.mfgdate[2], som_info.mfgdate[3]);
  427. } else {
  428. sprintf(venice_model, "GW%c%c%c%c-%c%c-",
  429. som_info.model[2], /* family */
  430. base_info.model[3], /* baseboard */
  431. base_info.model[4], base_info.model[5], /* subload of baseboard */
  432. som_info.model[4], som_info.model[5]); /* last 2digits of SOM */
  433. /* baseboard revision */
  434. rev_pcb = get_pcb_rev(base_info.model);
  435. rev_bom = get_bom_rev(base_info.model);
  436. if (rev_bom)
  437. sprintf(venice_model + strlen(venice_model), "%c%d", rev_pcb, rev_bom);
  438. else
  439. sprintf(venice_model + strlen(venice_model), "%c", rev_pcb);
  440. /* som revision */
  441. rev_pcb = get_pcb_rev(som_info.model);
  442. rev_bom = get_bom_rev(som_info.model);
  443. if (rev_bom)
  444. sprintf(venice_model + strlen(venice_model), "%c%d", rev_pcb, rev_bom);
  445. else
  446. sprintf(venice_model + strlen(venice_model), "%c", rev_pcb);
  447. if (verbose > 1) {
  448. printf("SOM : %s %d %02x-%02x-%02x%02x\n",
  449. som_info.model, som_info.serial,
  450. som_info.mfgdate[0], som_info.mfgdate[1],
  451. som_info.mfgdate[2], som_info.mfgdate[3]);
  452. printf("BASE : %s %d %02x-%02x-%02x%02x\n",
  453. base_info.model, base_info.serial,
  454. base_info.mfgdate[0], base_info.mfgdate[1],
  455. base_info.mfgdate[2], base_info.mfgdate[3]);
  456. }
  457. printf("Model : %s\n", venice_model);
  458. printf("Serial : %d\n", som_info.serial);
  459. printf("MFGDate : %02x-%02x-%02x%02x\n",
  460. som_info.mfgdate[0], som_info.mfgdate[1],
  461. som_info.mfgdate[2], som_info.mfgdate[3]);
  462. }
  463. /* Display RTC */
  464. puts("RTC : ");
  465. dev = gsc_get_dev(1, GSC_RTC_ADDR);
  466. if (!dev) {
  467. puts("Failed to probe GSC RTC\n");
  468. } else {
  469. dm_i2c_read(dev, 0, buf, 6);
  470. printf("%d\n", buf[0] | buf[1] << 8 | buf[2] << 16 | buf[3] << 24);
  471. }
  472. return 0;
  473. }
  474. int gsc_init(int quiet)
  475. {
  476. unsigned char buf[16];
  477. struct udevice *dev;
  478. int ret;
  479. /*
  480. * On a board with a missing/depleted backup battery for GSC, the
  481. * board may be ready to probe the GSC before its firmware is
  482. * running. We will wait here indefinately for the GSC/EEPROM.
  483. */
  484. while (1) {
  485. /* probe device */
  486. dev = gsc_get_dev(1, GSC_SC_ADDR);
  487. if (dev)
  488. break;
  489. mdelay(1);
  490. }
  491. ret = dm_i2c_read(dev, 0, buf, sizeof(buf));
  492. if (ret) {
  493. puts("ERROR: Failed reading GSC\n");
  494. return ret;
  495. }
  496. gsc_read();
  497. /* banner */
  498. if (!quiet) {
  499. printf("GSC : v%d 0x%04x", buf[GSC_SC_FWVER],
  500. buf[GSC_SC_FWCRC] | buf[GSC_SC_FWCRC + 1] << 8);
  501. printf(" RST:%s", gsc_get_rst_cause(dev));
  502. printf("\n");
  503. gsc_info(1);
  504. }
  505. if (ret)
  506. hang();
  507. return ((16 << som_info.sdram_size) / 1024);
  508. }
  509. const char *gsc_get_model(void)
  510. {
  511. return venice_model;
  512. }
  513. #if !(IS_ENABLED(CONFIG_SPL_BUILD))
  514. static int gsc_sleep(unsigned long secs)
  515. {
  516. unsigned char reg;
  517. struct udevice *dev;
  518. int ret;
  519. /* probe device */
  520. dev = gsc_get_dev(1, GSC_SC_ADDR);
  521. if (!dev)
  522. return -ENODEV;
  523. printf("GSC Sleeping for %ld seconds\n", secs);
  524. reg = (secs >> 24) & 0xff;
  525. ret = dm_i2c_write(dev, 9, &reg, 1);
  526. if (ret)
  527. goto err;
  528. reg = (secs >> 16) & 0xff;
  529. ret = dm_i2c_write(dev, 8, &reg, 1);
  530. if (ret)
  531. goto err;
  532. reg = (secs >> 8) & 0xff;
  533. ret = dm_i2c_write(dev, 7, &reg, 1);
  534. if (ret)
  535. goto err;
  536. reg = secs & 0xff;
  537. ret = dm_i2c_write(dev, 6, &reg, 1);
  538. if (ret)
  539. goto err;
  540. ret = dm_i2c_read(dev, GSC_SC_CTRL1, &reg, 1);
  541. if (ret)
  542. goto err;
  543. reg |= (1 << 2);
  544. ret = dm_i2c_write(dev, GSC_SC_CTRL1, &reg, 1);
  545. if (ret)
  546. goto err;
  547. reg &= ~(1 << 2);
  548. reg |= 0x3;
  549. ret = dm_i2c_write(dev, GSC_SC_CTRL1, &reg, 1);
  550. if (ret)
  551. goto err;
  552. return 0;
  553. err:
  554. printf("i2c error\n");
  555. return ret;
  556. }
  557. static int gsc_boot_wd_disable(void)
  558. {
  559. u8 reg;
  560. struct udevice *dev;
  561. int ret;
  562. /* probe device */
  563. dev = gsc_get_dev(1, GSC_SC_ADDR);
  564. if (!dev)
  565. return -ENODEV;
  566. ret = dm_i2c_read(dev, GSC_SC_CTRL1, &reg, 1);
  567. if (ret)
  568. goto err;
  569. reg |= (1 << GSC_SC_CTRL1_WDDIS);
  570. reg &= ~(1 << GSC_SC_CTRL1_BOOT_CHK);
  571. ret = dm_i2c_write(dev, GSC_SC_CTRL1, &reg, 1);
  572. if (ret)
  573. goto err;
  574. puts("GSC : boot watchdog disabled\n");
  575. return 0;
  576. err:
  577. printf("i2c error");
  578. return ret;
  579. }
  580. static int do_gsc(struct cmd_tbl *cmdtp, int flag, int argc, char * const argv[])
  581. {
  582. if (argc < 2)
  583. return gsc_info(2);
  584. if (strcasecmp(argv[1], "sleep") == 0) {
  585. if (argc < 3)
  586. return CMD_RET_USAGE;
  587. if (!gsc_sleep(dectoul(argv[2], NULL)))
  588. return CMD_RET_SUCCESS;
  589. } else if (strcasecmp(argv[1], "hwmon") == 0) {
  590. if (!gsc_hwmon())
  591. return CMD_RET_SUCCESS;
  592. } else if (strcasecmp(argv[1], "wd-disable") == 0) {
  593. if (!gsc_boot_wd_disable())
  594. return CMD_RET_SUCCESS;
  595. }
  596. return CMD_RET_USAGE;
  597. }
  598. U_BOOT_CMD(gsc, 4, 1, do_gsc, "Gateworks System Controller",
  599. "[sleep <secs>]|[hwmon]|[wd-disable]\n");
  600. #endif