p1023_serdes.c 1.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2010-2011 Freescale Semiconductor, Inc.
  4. * Author: Roy Zang <tie-fei.zang@freescale.com>
  5. */
  6. #include <config.h>
  7. #include <common.h>
  8. #include <asm/io.h>
  9. #include <asm/immap_85xx.h>
  10. #include <asm/fsl_serdes.h>
  11. #define SRDS1_MAX_LANES 4
  12. static u32 serdes1_prtcl_map;
  13. static const u8 serdes1_cfg_tbl[][SRDS1_MAX_LANES] = {
  14. [0x00] = {PCIE1, PCIE2, NONE, NONE},
  15. [0x01] = {PCIE1, PCIE2, PCIE3, NONE},
  16. [0x02] = {PCIE1, PCIE2, PCIE3, SGMII_FM1_DTSEC2},
  17. [0x03] = {PCIE1, PCIE2, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2},
  18. };
  19. int is_serdes_configured(enum srds_prtcl device)
  20. {
  21. int ret;
  22. if (!(serdes1_prtcl_map & (1 << NONE)))
  23. fsl_serdes_init();
  24. ret = (1 << device) & serdes1_prtcl_map;
  25. return ret;
  26. }
  27. void fsl_serdes_init(void)
  28. {
  29. ccsr_gur_t *gur = (void *)CONFIG_SYS_MPC85xx_GUTS_ADDR;
  30. u32 pordevsr = in_be32(&gur->pordevsr);
  31. u32 srds_cfg = (pordevsr & MPC85xx_PORDEVSR_IO_SEL) >>
  32. MPC85xx_PORDEVSR_IO_SEL_SHIFT;
  33. int lane;
  34. if (serdes1_prtcl_map & (1 << NONE))
  35. return;
  36. debug("PORDEVSR[IO_SEL_SRDS] = %x\n", srds_cfg);
  37. if (srds_cfg >= ARRAY_SIZE(serdes1_cfg_tbl)) {
  38. printf("Invalid PORDEVSR[IO_SEL_SRDS] = %d\n", srds_cfg);
  39. return;
  40. }
  41. for (lane = 0; lane < SRDS1_MAX_LANES; lane++) {
  42. enum srds_prtcl lane_prtcl = serdes1_cfg_tbl[srds_cfg][lane];
  43. serdes1_prtcl_map |= (1 << lane_prtcl);
  44. }
  45. /* Set the first bit to indicate serdes has been initialized */
  46. serdes1_prtcl_map |= (1 << NONE);
  47. }