mpc8548_serdes.c 1.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2010 Freescale Semiconductor, Inc.
  4. */
  5. #include <config.h>
  6. #include <common.h>
  7. #include <asm/io.h>
  8. #include <asm/immap_85xx.h>
  9. #include <asm/fsl_serdes.h>
  10. #define SRDS1_MAX_LANES 8
  11. static u32 serdes1_prtcl_map;
  12. static u8 serdes1_cfg_tbl[][SRDS1_MAX_LANES] = {
  13. [0x3] = {PCIE1, PCIE1, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1},
  14. [0x4] = {PCIE1, PCIE1, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1},
  15. [0x5] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
  16. [0x6] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
  17. [0x7] = {PCIE1, PCIE1, PCIE1, PCIE1, PCIE1, PCIE1, PCIE1, PCIE1},
  18. };
  19. int is_serdes_configured(enum srds_prtcl prtcl)
  20. {
  21. if (!(serdes1_prtcl_map & (1 << NONE)))
  22. fsl_serdes_init();
  23. return (1 << prtcl) & serdes1_prtcl_map;
  24. }
  25. void fsl_serdes_init(void)
  26. {
  27. ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
  28. u32 pordevsr = in_be32(&gur->pordevsr);
  29. u32 srds1_cfg = (pordevsr & MPC85xx_PORDEVSR_IO_SEL) >>
  30. MPC85xx_PORDEVSR_IO_SEL_SHIFT;
  31. int lane;
  32. if (serdes1_prtcl_map & (1 << NONE))
  33. return;
  34. debug("PORDEVSR[IO_SEL] = %x\n", srds1_cfg);
  35. if (srds1_cfg >= ARRAY_SIZE(serdes1_cfg_tbl)) {
  36. printf("Invalid PORDEVSR[IO_SEL] = %d\n", srds1_cfg);
  37. return ;
  38. }
  39. for (lane = 0; lane < SRDS1_MAX_LANES; lane++) {
  40. enum srds_prtcl lane_prtcl = serdes1_cfg_tbl[srds1_cfg][lane];
  41. serdes1_prtcl_map |= (1 << lane_prtcl);
  42. }
  43. /* Set the first bit to indicate serdes has been initialized */
  44. serdes1_prtcl_map |= (1 << NONE);
  45. }