123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313 |
- // SPDX-License-Identifier: GPL-2.0+
- /*
- * Copyright (C) 2014 Panasonic Corporation
- * Copyright (C) 2015-2017 Socionext Inc.
- * Author: Masahiro Yamada <yamada.masahiro@socionext.com>
- */
- #include <common.h>
- #include <command.h>
- #include <stdio.h>
- #include <linux/io.h>
- #include <linux/printk.h>
- #include <linux/sizes.h>
- #include "../soc-info.h"
- #include "ddrphy-regs.h"
- /* Select either decimal or hexadecimal */
- #if 1
- #define PRINTF_FORMAT "%2d"
- #else
- #define PRINTF_FORMAT "%02x"
- #endif
- /* field separator */
- #define FS " "
- #define ptr_to_uint(p) ((unsigned int)(unsigned long)(p))
- #define UNIPHIER_MAX_NR_DDRPHY 4
- struct uniphier_ddrphy_param {
- unsigned int soc_id;
- unsigned int nr_phy;
- struct {
- resource_size_t base;
- unsigned int nr_dx;
- } phy[UNIPHIER_MAX_NR_DDRPHY];
- };
- static const struct uniphier_ddrphy_param uniphier_ddrphy_param[] = {
- {
- .soc_id = UNIPHIER_LD4_ID,
- .nr_phy = 2,
- .phy = {
- { .base = 0x5bc01000, .nr_dx = 2, },
- { .base = 0x5be01000, .nr_dx = 2, },
- },
- },
- {
- .soc_id = UNIPHIER_PRO4_ID,
- .nr_phy = 4,
- .phy = {
- { .base = 0x5bc01000, .nr_dx = 2, },
- { .base = 0x5bc02000, .nr_dx = 2, },
- { .base = 0x5be01000, .nr_dx = 2, },
- { .base = 0x5be02000, .nr_dx = 2, },
- },
- },
- {
- .soc_id = UNIPHIER_SLD8_ID,
- .nr_phy = 2,
- .phy = {
- { .base = 0x5bc01000, .nr_dx = 2, },
- { .base = 0x5be01000, .nr_dx = 2, },
- },
- },
- {
- .soc_id = UNIPHIER_LD11_ID,
- .nr_phy = 1,
- .phy = {
- { .base = 0x5bc01000, .nr_dx = 4, },
- },
- },
- };
- UNIPHIER_DEFINE_SOCDATA_FUNC(uniphier_get_ddrphy_param, uniphier_ddrphy_param)
- static void print_bdl(void __iomem *reg, int n)
- {
- u32 val = readl(reg);
- int i;
- for (i = 0; i < n; i++)
- printf(FS PRINTF_FORMAT, (val >> i * 6) & 0x3f);
- }
- static void dump_loop(const struct uniphier_ddrphy_param *param,
- void (*callback)(void __iomem *))
- {
- void __iomem *phy_base, *dx_base;
- int phy, dx;
- for (phy = 0; phy < param->nr_phy; phy++) {
- phy_base = ioremap(param->phy[phy].base, SZ_4K);
- dx_base = phy_base + PHY_DX_BASE;
- for (dx = 0; dx < param->phy[phy].nr_dx; dx++) {
- printf("PHY%dDX%d:", phy, dx);
- (*callback)(dx_base);
- dx_base += PHY_DX_STRIDE;
- printf("\n");
- }
- iounmap(phy_base);
- }
- }
- static void __wbdl_dump(void __iomem *dx_base)
- {
- print_bdl(dx_base + PHY_DX_BDLR0, 5);
- print_bdl(dx_base + PHY_DX_BDLR1, 5);
- printf(FS "(+" PRINTF_FORMAT ")",
- readl(dx_base + PHY_DX_LCDLR1) & 0xff);
- }
- static void wbdl_dump(const struct uniphier_ddrphy_param *param)
- {
- printf("\n--- Write Bit Delay Line ---\n");
- printf(" DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DM DQS (WDQD)\n");
- dump_loop(param, &__wbdl_dump);
- }
- static void __rbdl_dump(void __iomem *dx_base)
- {
- print_bdl(dx_base + PHY_DX_BDLR3, 5);
- print_bdl(dx_base + PHY_DX_BDLR4, 4);
- printf(FS "(+" PRINTF_FORMAT ")",
- (readl(dx_base + PHY_DX_LCDLR1) >> 8) & 0xff);
- }
- static void rbdl_dump(const struct uniphier_ddrphy_param *param)
- {
- printf("\n--- Read Bit Delay Line ---\n");
- printf(" DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DM (RDQSD)\n");
- dump_loop(param, &__rbdl_dump);
- }
- static void __wld_dump(void __iomem *dx_base)
- {
- int rank;
- u32 lcdlr0 = readl(dx_base + PHY_DX_LCDLR0);
- u32 gtr = readl(dx_base + PHY_DX_GTR);
- for (rank = 0; rank < 4; rank++) {
- u32 wld = (lcdlr0 >> (8 * rank)) & 0xff; /* Delay */
- u32 wlsl = (gtr >> (12 + 2 * rank)) & 0x3; /* System Latency */
- printf(FS PRINTF_FORMAT "%sT", wld,
- wlsl == 0 ? "-1" : wlsl == 1 ? "+0" : "+1");
- }
- }
- static void wld_dump(const struct uniphier_ddrphy_param *param)
- {
- printf("\n--- Write Leveling Delay ---\n");
- printf(" Rank0 Rank1 Rank2 Rank3\n");
- dump_loop(param, &__wld_dump);
- }
- static void __dqsgd_dump(void __iomem *dx_base)
- {
- int rank;
- u32 lcdlr2 = readl(dx_base + PHY_DX_LCDLR2);
- u32 gtr = readl(dx_base + PHY_DX_GTR);
- for (rank = 0; rank < 4; rank++) {
- u32 dqsgd = (lcdlr2 >> (8 * rank)) & 0xff; /* Delay */
- u32 dgsl = (gtr >> (3 * rank)) & 0x7; /* System Latency */
- printf(FS PRINTF_FORMAT "+%dT", dqsgd, dgsl);
- }
- }
- static void dqsgd_dump(const struct uniphier_ddrphy_param *param)
- {
- printf("\n--- DQS Gating Delay ---\n");
- printf(" Rank0 Rank1 Rank2 Rank3\n");
- dump_loop(param, &__dqsgd_dump);
- }
- static void __mdl_dump(void __iomem *dx_base)
- {
- int i;
- u32 mdl = readl(dx_base + PHY_DX_MDLR);
- for (i = 0; i < 3; i++)
- printf(FS PRINTF_FORMAT, (mdl >> (8 * i)) & 0xff);
- }
- static void mdl_dump(const struct uniphier_ddrphy_param *param)
- {
- printf("\n--- Master Delay Line ---\n");
- printf(" IPRD TPRD MDLD\n");
- dump_loop(param, &__mdl_dump);
- }
- #define REG_DUMP(x) \
- { int ofst = PHY_ ## x; void __iomem *reg = phy_base + ofst; \
- printf("%3d: %-10s: %08x : %08x\n", \
- ofst >> PHY_REG_SHIFT, #x, \
- ptr_to_uint(reg), readl(reg)); }
- #define DX_REG_DUMP(dx, x) \
- { int ofst = PHY_DX_BASE + PHY_DX_STRIDE * (dx) + \
- PHY_DX_## x; \
- void __iomem *reg = phy_base + ofst; \
- printf("%3d: DX%d%-7s: %08x : %08x\n", \
- ofst >> PHY_REG_SHIFT, (dx), #x, \
- ptr_to_uint(reg), readl(reg)); }
- static void reg_dump(const struct uniphier_ddrphy_param *param)
- {
- void __iomem *phy_base;
- int phy, dx;
- printf("\n--- DDR PHY registers ---\n");
- for (phy = 0; phy < param->nr_phy; phy++) {
- phy_base = ioremap(param->phy[phy].base, SZ_4K);
- printf("== PHY%d (base: %08x) ==\n",
- phy, ptr_to_uint(phy_base));
- printf(" No: Name : Address : Data\n");
- REG_DUMP(RIDR);
- REG_DUMP(PIR);
- REG_DUMP(PGCR0);
- REG_DUMP(PGCR1);
- REG_DUMP(PGSR0);
- REG_DUMP(PGSR1);
- REG_DUMP(PLLCR);
- REG_DUMP(PTR0);
- REG_DUMP(PTR1);
- REG_DUMP(PTR2);
- REG_DUMP(PTR3);
- REG_DUMP(PTR4);
- REG_DUMP(ACMDLR);
- REG_DUMP(ACBDLR);
- REG_DUMP(DXCCR);
- REG_DUMP(DSGCR);
- REG_DUMP(DCR);
- REG_DUMP(DTPR0);
- REG_DUMP(DTPR1);
- REG_DUMP(DTPR2);
- REG_DUMP(MR0);
- REG_DUMP(MR1);
- REG_DUMP(MR2);
- REG_DUMP(MR3);
- for (dx = 0; dx < param->phy[phy].nr_dx; dx++) {
- DX_REG_DUMP(dx, GCR);
- DX_REG_DUMP(dx, GTR);
- }
- iounmap(phy_base);
- }
- }
- static int do_ddr(struct cmd_tbl *cmdtp, int flag, int argc,
- char *const argv[])
- {
- const struct uniphier_ddrphy_param *param;
- char *cmd;
- param = uniphier_get_ddrphy_param();
- if (!param) {
- pr_err("unsupported SoC\n");
- return CMD_RET_FAILURE;
- }
- if (argc == 1)
- cmd = "all";
- else
- cmd = argv[1];
- if (!strcmp(cmd, "wbdl") || !strcmp(cmd, "all"))
- wbdl_dump(param);
- if (!strcmp(cmd, "rbdl") || !strcmp(cmd, "all"))
- rbdl_dump(param);
- if (!strcmp(cmd, "wld") || !strcmp(cmd, "all"))
- wld_dump(param);
- if (!strcmp(cmd, "dqsgd") || !strcmp(cmd, "all"))
- dqsgd_dump(param);
- if (!strcmp(cmd, "mdl") || !strcmp(cmd, "all"))
- mdl_dump(param);
- if (!strcmp(cmd, "reg") || !strcmp(cmd, "all"))
- reg_dump(param);
- return CMD_RET_SUCCESS;
- }
- U_BOOT_CMD(
- ddr, 2, 1, do_ddr,
- "UniPhier DDR PHY parameters dumper",
- "- dump all of the following\n"
- "ddr wbdl - dump Write Bit Delay\n"
- "ddr rbdl - dump Read Bit Delay\n"
- "ddr wld - dump Write Leveling\n"
- "ddr dqsgd - dump DQS Gating Delay\n"
- "ddr mdl - dump Master Delay Line\n"
- "ddr reg - dump registers\n"
- );
|