omap_common.h 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2010
  4. * Texas Instruments, <www.ti.com>
  5. *
  6. * Aneesh V <aneesh@ti.com>
  7. */
  8. #ifndef _OMAP_COMMON_H_
  9. #define _OMAP_COMMON_H_
  10. #ifndef __ASSEMBLY__
  11. #include <linux/types.h>
  12. #define NUM_SYS_CLKS 7
  13. struct bd_info;
  14. struct prcm_regs {
  15. /* cm1.ckgen */
  16. u32 cm_clksel_core;
  17. u32 cm_clksel_abe;
  18. u32 cm_dll_ctrl;
  19. u32 cm_clkmode_dpll_core;
  20. u32 cm_idlest_dpll_core;
  21. u32 cm_autoidle_dpll_core;
  22. u32 cm_clksel_dpll_core;
  23. u32 cm_div_m2_dpll_core;
  24. u32 cm_div_m3_dpll_core;
  25. u32 cm_div_h11_dpll_core;
  26. u32 cm_div_h12_dpll_core;
  27. u32 cm_div_h13_dpll_core;
  28. u32 cm_div_h14_dpll_core;
  29. u32 cm_div_h21_dpll_core;
  30. u32 cm_div_h24_dpll_core;
  31. u32 cm_ssc_deltamstep_dpll_core;
  32. u32 cm_ssc_modfreqdiv_dpll_core;
  33. u32 cm_emu_override_dpll_core;
  34. u32 cm_div_h22_dpllcore;
  35. u32 cm_div_h23_dpll_core;
  36. u32 cm_clkmode_dpll_mpu;
  37. u32 cm_idlest_dpll_mpu;
  38. u32 cm_autoidle_dpll_mpu;
  39. u32 cm_clksel_dpll_mpu;
  40. u32 cm_div_m2_dpll_mpu;
  41. u32 cm_ssc_deltamstep_dpll_mpu;
  42. u32 cm_ssc_modfreqdiv_dpll_mpu;
  43. u32 cm_bypclk_dpll_mpu;
  44. u32 cm_clkmode_dpll_iva;
  45. u32 cm_idlest_dpll_iva;
  46. u32 cm_autoidle_dpll_iva;
  47. u32 cm_clksel_dpll_iva;
  48. u32 cm_div_h11_dpll_iva;
  49. u32 cm_div_h12_dpll_iva;
  50. u32 cm_ssc_deltamstep_dpll_iva;
  51. u32 cm_ssc_modfreqdiv_dpll_iva;
  52. u32 cm_bypclk_dpll_iva;
  53. u32 cm_clkmode_dpll_abe;
  54. u32 cm_idlest_dpll_abe;
  55. u32 cm_autoidle_dpll_abe;
  56. u32 cm_clksel_dpll_abe;
  57. u32 cm_div_m2_dpll_abe;
  58. u32 cm_div_m3_dpll_abe;
  59. u32 cm_ssc_deltamstep_dpll_abe;
  60. u32 cm_ssc_modfreqdiv_dpll_abe;
  61. u32 cm_clkmode_dpll_ddrphy;
  62. u32 cm_idlest_dpll_ddrphy;
  63. u32 cm_autoidle_dpll_ddrphy;
  64. u32 cm_clksel_dpll_ddrphy;
  65. u32 cm_div_m2_dpll_ddrphy;
  66. u32 cm_div_h11_dpll_ddrphy;
  67. u32 cm_div_h12_dpll_ddrphy;
  68. u32 cm_div_h13_dpll_ddrphy;
  69. u32 cm_ssc_deltamstep_dpll_ddrphy;
  70. u32 cm_clkmode_dpll_dsp;
  71. u32 cm_shadow_freq_config1;
  72. u32 cm_clkmode_dpll_gmac;
  73. u32 cm_mpu_mpu_clkctrl;
  74. /* cm1.dsp */
  75. u32 cm_dsp_clkstctrl;
  76. u32 cm_dsp_dsp_clkctrl;
  77. /* cm1.abe */
  78. u32 cm1_abe_clkstctrl;
  79. u32 cm1_abe_l4abe_clkctrl;
  80. u32 cm1_abe_aess_clkctrl;
  81. u32 cm1_abe_pdm_clkctrl;
  82. u32 cm1_abe_dmic_clkctrl;
  83. u32 cm1_abe_mcasp_clkctrl;
  84. u32 cm1_abe_mcbsp1_clkctrl;
  85. u32 cm1_abe_mcbsp2_clkctrl;
  86. u32 cm1_abe_mcbsp3_clkctrl;
  87. u32 cm1_abe_slimbus_clkctrl;
  88. u32 cm1_abe_timer5_clkctrl;
  89. u32 cm1_abe_timer6_clkctrl;
  90. u32 cm1_abe_timer7_clkctrl;
  91. u32 cm1_abe_timer8_clkctrl;
  92. u32 cm1_abe_wdt3_clkctrl;
  93. /* cm2.ckgen */
  94. u32 cm_clksel_mpu_m3_iss_root;
  95. u32 cm_clksel_usb_60mhz;
  96. u32 cm_scale_fclk;
  97. u32 cm_core_dvfs_perf1;
  98. u32 cm_core_dvfs_perf2;
  99. u32 cm_core_dvfs_perf3;
  100. u32 cm_core_dvfs_perf4;
  101. u32 cm_core_dvfs_current;
  102. u32 cm_iva_dvfs_perf_tesla;
  103. u32 cm_iva_dvfs_perf_ivahd;
  104. u32 cm_iva_dvfs_perf_abe;
  105. u32 cm_iva_dvfs_current;
  106. u32 cm_clkmode_dpll_per;
  107. u32 cm_idlest_dpll_per;
  108. u32 cm_autoidle_dpll_per;
  109. u32 cm_clksel_dpll_per;
  110. u32 cm_div_m2_dpll_per;
  111. u32 cm_div_m3_dpll_per;
  112. u32 cm_div_h11_dpll_per;
  113. u32 cm_div_h12_dpll_per;
  114. u32 cm_div_h13_dpll_per;
  115. u32 cm_div_h14_dpll_per;
  116. u32 cm_ssc_deltamstep_dpll_per;
  117. u32 cm_ssc_modfreqdiv_dpll_per;
  118. u32 cm_emu_override_dpll_per;
  119. u32 cm_clkmode_dpll_usb;
  120. u32 cm_idlest_dpll_usb;
  121. u32 cm_autoidle_dpll_usb;
  122. u32 cm_clksel_dpll_usb;
  123. u32 cm_div_m2_dpll_usb;
  124. u32 cm_ssc_deltamstep_dpll_usb;
  125. u32 cm_ssc_modfreqdiv_dpll_usb;
  126. u32 cm_clkdcoldo_dpll_usb;
  127. u32 cm_clkmode_dpll_pcie_ref;
  128. u32 cm_clkmode_apll_pcie;
  129. u32 cm_idlest_apll_pcie;
  130. u32 cm_div_m2_apll_pcie;
  131. u32 cm_clkvcoldo_apll_pcie;
  132. u32 cm_clkmode_dpll_unipro;
  133. u32 cm_idlest_dpll_unipro;
  134. u32 cm_autoidle_dpll_unipro;
  135. u32 cm_clksel_dpll_unipro;
  136. u32 cm_div_m2_dpll_unipro;
  137. u32 cm_ssc_deltamstep_dpll_unipro;
  138. u32 cm_ssc_modfreqdiv_dpll_unipro;
  139. u32 cm_coreaon_usb_phy1_core_clkctrl;
  140. u32 cm_coreaon_usb_phy2_core_clkctrl;
  141. u32 cm_coreaon_usb_phy3_core_clkctrl;
  142. u32 cm_coreaon_l3init_60m_gfclk_clkctrl;
  143. /* cm2.core */
  144. u32 cm_coreaon_bandgap_clkctrl;
  145. u32 cm_coreaon_io_srcomp_clkctrl;
  146. u32 cm_l3_1_clkstctrl;
  147. u32 cm_l3_1_dynamicdep;
  148. u32 cm_l3_1_l3_1_clkctrl;
  149. u32 cm_l3_2_clkstctrl;
  150. u32 cm_l3_2_dynamicdep;
  151. u32 cm_l3_2_l3_2_clkctrl;
  152. u32 cm_l3_gpmc_clkctrl;
  153. u32 cm_l3_2_ocmc_ram_clkctrl;
  154. u32 cm_mpu_m3_clkstctrl;
  155. u32 cm_mpu_m3_staticdep;
  156. u32 cm_mpu_m3_dynamicdep;
  157. u32 cm_mpu_m3_mpu_m3_clkctrl;
  158. u32 cm_sdma_clkstctrl;
  159. u32 cm_sdma_staticdep;
  160. u32 cm_sdma_dynamicdep;
  161. u32 cm_sdma_sdma_clkctrl;
  162. u32 cm_memif_clkstctrl;
  163. u32 cm_memif_dmm_clkctrl;
  164. u32 cm_memif_emif_fw_clkctrl;
  165. u32 cm_memif_emif_1_clkctrl;
  166. u32 cm_memif_emif_2_clkctrl;
  167. u32 cm_memif_dll_clkctrl;
  168. u32 cm_memif_emif_h1_clkctrl;
  169. u32 cm_memif_emif_h2_clkctrl;
  170. u32 cm_memif_dll_h_clkctrl;
  171. u32 cm_c2c_clkstctrl;
  172. u32 cm_c2c_staticdep;
  173. u32 cm_c2c_dynamicdep;
  174. u32 cm_c2c_sad2d_clkctrl;
  175. u32 cm_c2c_modem_icr_clkctrl;
  176. u32 cm_c2c_sad2d_fw_clkctrl;
  177. u32 cm_l4cfg_clkstctrl;
  178. u32 cm_l4cfg_dynamicdep;
  179. u32 cm_l4cfg_l4_cfg_clkctrl;
  180. u32 cm_l4cfg_hw_sem_clkctrl;
  181. u32 cm_l4cfg_mailbox_clkctrl;
  182. u32 cm_l4cfg_sar_rom_clkctrl;
  183. u32 cm_l3instr_clkstctrl;
  184. u32 cm_l3instr_l3_3_clkctrl;
  185. u32 cm_l3instr_l3_instr_clkctrl;
  186. u32 cm_l3instr_intrconn_wp1_clkctrl;
  187. /* cm2.ivahd */
  188. u32 cm_ivahd_clkstctrl;
  189. u32 cm_ivahd_ivahd_clkctrl;
  190. u32 cm_ivahd_sl2_clkctrl;
  191. /* cm2.cam */
  192. u32 cm_cam_clkstctrl;
  193. u32 cm_cam_iss_clkctrl;
  194. u32 cm_cam_fdif_clkctrl;
  195. u32 cm_cam_vip1_clkctrl;
  196. u32 cm_cam_vip2_clkctrl;
  197. u32 cm_cam_vip3_clkctrl;
  198. u32 cm_cam_lvdsrx_clkctrl;
  199. u32 cm_cam_csi1_clkctrl;
  200. u32 cm_cam_csi2_clkctrl;
  201. /* cm2.dss */
  202. u32 cm_dss_clkstctrl;
  203. u32 cm_dss_dss_clkctrl;
  204. /* cm2.sgx */
  205. u32 cm_sgx_clkstctrl;
  206. u32 cm_sgx_sgx_clkctrl;
  207. /* cm2.l3init */
  208. u32 cm_l3init_clkstctrl;
  209. /* cm2.l3init */
  210. u32 cm_l3init_hsmmc1_clkctrl;
  211. u32 cm_l3init_hsmmc2_clkctrl;
  212. u32 cm_l3init_hsi_clkctrl;
  213. u32 cm_l3init_hsusbhost_clkctrl;
  214. u32 cm_l3init_hsusbotg_clkctrl;
  215. u32 cm_l3init_hsusbtll_clkctrl;
  216. u32 cm_l3init_p1500_clkctrl;
  217. u32 cm_l3init_sata_clkctrl;
  218. u32 cm_l3init_fsusb_clkctrl;
  219. u32 cm_l3init_ocp2scp1_clkctrl;
  220. u32 cm_l3init_ocp2scp3_clkctrl;
  221. u32 cm_l3init_usb_otg_ss1_clkctrl;
  222. u32 cm_l3init_usb_otg_ss2_clkctrl;
  223. u32 prm_irqstatus_mpu;
  224. u32 prm_irqstatus_mpu_2;
  225. /* cm2.l4per */
  226. u32 cm_l4per_clkstctrl;
  227. u32 cm_l4per_dynamicdep;
  228. u32 cm_l4per_adc_clkctrl;
  229. u32 cm_l4per_gptimer10_clkctrl;
  230. u32 cm_l4per_gptimer11_clkctrl;
  231. u32 cm_l4per_gptimer2_clkctrl;
  232. u32 cm_l4per_gptimer3_clkctrl;
  233. u32 cm_l4per_gptimer4_clkctrl;
  234. u32 cm_l4per_gptimer9_clkctrl;
  235. u32 cm_l4per_elm_clkctrl;
  236. u32 cm_l4per_gpio2_clkctrl;
  237. u32 cm_l4per_gpio3_clkctrl;
  238. u32 cm_l4per_gpio4_clkctrl;
  239. u32 cm_l4per_gpio5_clkctrl;
  240. u32 cm_l4per_gpio6_clkctrl;
  241. u32 cm_l4per_hdq1w_clkctrl;
  242. u32 cm_l4per_hecc1_clkctrl;
  243. u32 cm_l4per_hecc2_clkctrl;
  244. u32 cm_l4per_i2c1_clkctrl;
  245. u32 cm_l4per_i2c2_clkctrl;
  246. u32 cm_l4per_i2c3_clkctrl;
  247. u32 cm_l4per_i2c4_clkctrl;
  248. u32 cm_l4per_l4per_clkctrl;
  249. u32 cm_l4per_mcasp2_clkctrl;
  250. u32 cm_l4per_mcasp3_clkctrl;
  251. u32 cm_l4per_mgate_clkctrl;
  252. u32 cm_l4per_mcspi1_clkctrl;
  253. u32 cm_l4per_mcspi2_clkctrl;
  254. u32 cm_l4per_mcspi3_clkctrl;
  255. u32 cm_l4per_mcspi4_clkctrl;
  256. u32 cm_l4per_gpio7_clkctrl;
  257. u32 cm_l4per_gpio8_clkctrl;
  258. u32 cm_l4per_mmcsd3_clkctrl;
  259. u32 cm_l4per_mmcsd4_clkctrl;
  260. u32 cm_l4per_msprohg_clkctrl;
  261. u32 cm_l4per_slimbus2_clkctrl;
  262. u32 cm_l4per_qspi_clkctrl;
  263. u32 cm_l4per_uart1_clkctrl;
  264. u32 cm_l4per_uart2_clkctrl;
  265. u32 cm_l4per_uart3_clkctrl;
  266. u32 cm_l4per_uart4_clkctrl;
  267. u32 cm_l4per_mmcsd5_clkctrl;
  268. u32 cm_l4per_i2c5_clkctrl;
  269. u32 cm_l4per_uart5_clkctrl;
  270. u32 cm_l4per_uart6_clkctrl;
  271. u32 cm_l4sec_clkstctrl;
  272. u32 cm_l4sec_staticdep;
  273. u32 cm_l4sec_dynamicdep;
  274. u32 cm_l4sec_aes1_clkctrl;
  275. u32 cm_l4sec_aes2_clkctrl;
  276. u32 cm_l4sec_des3des_clkctrl;
  277. u32 cm_l4sec_pkaeip29_clkctrl;
  278. u32 cm_l4sec_rng_clkctrl;
  279. u32 cm_l4sec_sha2md51_clkctrl;
  280. u32 cm_l4sec_cryptodma_clkctrl;
  281. /* l4 wkup regs */
  282. u32 cm_abe_pll_ref_clksel;
  283. u32 cm_sys_clksel;
  284. u32 cm_abe_pll_sys_clksel;
  285. u32 cm_wkup_clkstctrl;
  286. u32 cm_wkup_l4wkup_clkctrl;
  287. u32 cm_wkup_wdtimer1_clkctrl;
  288. u32 cm_wkup_wdtimer2_clkctrl;
  289. u32 cm_wkup_gpio1_clkctrl;
  290. u32 cm_wkup_gptimer1_clkctrl;
  291. u32 cm_wkup_gptimer12_clkctrl;
  292. u32 cm_wkup_synctimer_clkctrl;
  293. u32 cm_wkup_usim_clkctrl;
  294. u32 cm_wkup_sarram_clkctrl;
  295. u32 cm_wkup_keyboard_clkctrl;
  296. u32 cm_wkup_rtc_clkctrl;
  297. u32 cm_wkup_bandgap_clkctrl;
  298. u32 cm_wkupaon_scrm_clkctrl;
  299. u32 cm_wkupaon_io_srcomp_clkctrl;
  300. u32 prm_rstctrl;
  301. u32 prm_rstst;
  302. u32 prm_rsttime;
  303. u32 prm_io_pmctrl;
  304. u32 prm_vc_val_bypass;
  305. u32 prm_vc_cfg_i2c_mode;
  306. u32 prm_vc_cfg_i2c_clk;
  307. u32 prm_abbldo_mpu_setup;
  308. u32 prm_abbldo_mpu_ctrl;
  309. u32 prm_abbldo_mm_setup;
  310. u32 prm_abbldo_mm_ctrl;
  311. u32 prm_abbldo_iva_setup;
  312. u32 prm_abbldo_iva_ctrl;
  313. u32 prm_abbldo_eve_setup;
  314. u32 prm_abbldo_eve_ctrl;
  315. u32 prm_abbldo_gpu_setup;
  316. u32 prm_abbldo_gpu_ctrl;
  317. u32 cm_div_m4_dpll_core;
  318. u32 cm_div_m5_dpll_core;
  319. u32 cm_div_m6_dpll_core;
  320. u32 cm_div_m7_dpll_core;
  321. u32 cm_div_m4_dpll_iva;
  322. u32 cm_div_m5_dpll_iva;
  323. u32 cm_div_m4_dpll_ddrphy;
  324. u32 cm_div_m5_dpll_ddrphy;
  325. u32 cm_div_m6_dpll_ddrphy;
  326. u32 cm_div_m4_dpll_per;
  327. u32 cm_div_m5_dpll_per;
  328. u32 cm_div_m6_dpll_per;
  329. u32 cm_div_m7_dpll_per;
  330. u32 cm_l3instr_intrconn_wp1_clkct;
  331. u32 cm_l3init_usbphy_clkctrl;
  332. u32 cm_l4per_mcbsp4_clkctrl;
  333. u32 prm_vc_cfg_channel;
  334. /* SCRM stuff, used by some boards */
  335. u32 scrm_auxclk0;
  336. u32 scrm_auxclk1;
  337. /* GMAC Clk Ctrl */
  338. u32 cm_gmac_gmac_clkctrl;
  339. u32 cm_gmac_clkstctrl;
  340. /* IPU */
  341. u32 cm_ipu_clkstctrl;
  342. u32 cm_ipu_i2c5_clkctrl;
  343. /*l3main1 edma*/
  344. u32 cm_l3main1_tptc1_clkctrl;
  345. u32 cm_l3main1_tptc2_clkctrl;
  346. };
  347. struct omap_sys_ctrl_regs {
  348. u32 control_status;
  349. u32 control_core_mac_id_0_lo;
  350. u32 control_core_mac_id_0_hi;
  351. u32 control_core_mac_id_1_lo;
  352. u32 control_core_mac_id_1_hi;
  353. u32 control_phy_power_usb;
  354. u32 control_core_mmr_lock1;
  355. u32 control_core_mmr_lock2;
  356. u32 control_core_mmr_lock3;
  357. u32 control_core_mmr_lock4;
  358. u32 control_core_mmr_lock5;
  359. u32 control_core_control_io1;
  360. u32 control_core_control_io2;
  361. u32 control_id_code;
  362. u32 control_std_fuse_die_id_0;
  363. u32 control_std_fuse_die_id_1;
  364. u32 control_std_fuse_die_id_2;
  365. u32 control_std_fuse_die_id_3;
  366. u32 control_std_fuse_opp_bgap;
  367. u32 control_ldosram_iva_voltage_ctrl;
  368. u32 control_ldosram_mpu_voltage_ctrl;
  369. u32 control_ldosram_core_voltage_ctrl;
  370. u32 control_usbotghs_ctrl;
  371. u32 control_phy_power_sata;
  372. u32 control_padconf_core_base;
  373. u32 control_paconf_global;
  374. u32 control_paconf_mode;
  375. u32 control_smart1io_padconf_0;
  376. u32 control_smart1io_padconf_1;
  377. u32 control_smart1io_padconf_2;
  378. u32 control_smart2io_padconf_0;
  379. u32 control_smart2io_padconf_1;
  380. u32 control_smart2io_padconf_2;
  381. u32 control_smart3io_padconf_0;
  382. u32 control_smart3io_padconf_1;
  383. u32 control_pbias;
  384. u32 control_i2c_0;
  385. u32 control_camera_rx;
  386. u32 control_hdmi_tx_phy;
  387. u32 control_uniportm;
  388. u32 control_dsiphy;
  389. u32 control_mcbsplp;
  390. u32 control_usb2phycore;
  391. u32 control_hdmi_1;
  392. u32 control_hsi;
  393. u32 control_ddr3ch1_0;
  394. u32 control_ddr3ch2_0;
  395. u32 control_ddrch1_0;
  396. u32 control_ddrch1_1;
  397. u32 control_ddrch2_0;
  398. u32 control_ddrch2_1;
  399. u32 control_lpddr2ch1_0;
  400. u32 control_lpddr2ch1_1;
  401. u32 control_ddrio_0;
  402. u32 control_ddrio_1;
  403. u32 control_ddrio_2;
  404. u32 control_ddr_control_ext_0;
  405. u32 control_lpddr2io1_0;
  406. u32 control_lpddr2io1_1;
  407. u32 control_lpddr2io1_2;
  408. u32 control_lpddr2io1_3;
  409. u32 control_lpddr2io2_0;
  410. u32 control_lpddr2io2_1;
  411. u32 control_lpddr2io2_2;
  412. u32 control_lpddr2io2_3;
  413. u32 control_hyst_1;
  414. u32 control_usbb_hsic_control;
  415. u32 control_c2c;
  416. u32 control_core_control_spare_rw;
  417. u32 control_core_control_spare_r;
  418. u32 control_core_control_spare_r_c0;
  419. u32 control_srcomp_north_side;
  420. u32 control_srcomp_south_side;
  421. u32 control_srcomp_east_side;
  422. u32 control_srcomp_west_side;
  423. u32 control_srcomp_code_latch;
  424. u32 control_pbiaslite;
  425. u32 control_port_emif1_sdram_config;
  426. u32 control_port_emif1_lpddr2_nvm_config;
  427. u32 control_port_emif2_sdram_config;
  428. u32 control_emif1_sdram_config_ext;
  429. u32 control_emif2_sdram_config_ext;
  430. u32 control_wkup_ldovbb_mpu_voltage_ctrl;
  431. u32 control_wkup_ldovbb_mm_voltage_ctrl;
  432. u32 control_wkup_ldovbb_iva_voltage_ctrl;
  433. u32 control_wkup_ldovbb_eve_voltage_ctrl;
  434. u32 control_wkup_ldovbb_gpu_voltage_ctrl;
  435. u32 control_smart1nopmio_padconf_0;
  436. u32 control_smart1nopmio_padconf_1;
  437. u32 control_padconf_mode;
  438. u32 control_xtal_oscillator;
  439. u32 control_i2c_2;
  440. u32 control_ckobuffer;
  441. u32 control_wkup_control_spare_rw;
  442. u32 control_wkup_control_spare_r;
  443. u32 control_wkup_control_spare_r_c0;
  444. u32 control_srcomp_east_side_wkup;
  445. u32 control_efuse_1;
  446. u32 control_efuse_2;
  447. u32 control_efuse_3;
  448. u32 control_efuse_4;
  449. u32 control_efuse_5;
  450. u32 control_efuse_6;
  451. u32 control_efuse_7;
  452. u32 control_efuse_8;
  453. u32 control_efuse_9;
  454. u32 control_efuse_10;
  455. u32 control_efuse_11;
  456. u32 control_efuse_12;
  457. u32 control_efuse_13;
  458. u32 control_padconf_wkup_base;
  459. u32 iodelay_config_base;
  460. u32 ctrl_core_sma_sw_0;
  461. u32 ctrl_core_sma_sw_1;
  462. };
  463. #if defined(CONFIG_OMAP44XX) || defined(CONFIG_OMAP54XX)
  464. struct dpll_params {
  465. u32 m;
  466. u32 n;
  467. s8 m2;
  468. s8 m3;
  469. s8 m4_h11;
  470. s8 m5_h12;
  471. s8 m6_h13;
  472. s8 m7_h14;
  473. s8 h21;
  474. s8 h22;
  475. s8 h23;
  476. s8 h24;
  477. };
  478. struct dpll_regs {
  479. u32 cm_clkmode_dpll;
  480. u32 cm_idlest_dpll;
  481. u32 cm_autoidle_dpll;
  482. u32 cm_clksel_dpll;
  483. u32 cm_div_m2_dpll;
  484. u32 cm_div_m3_dpll;
  485. u32 cm_div_m4_h11_dpll;
  486. u32 cm_div_m5_h12_dpll;
  487. u32 cm_div_m6_h13_dpll;
  488. u32 cm_div_m7_h14_dpll;
  489. u32 reserved[2];
  490. u32 cm_div_h21_dpll;
  491. u32 cm_div_h22_dpll;
  492. u32 cm_div_h23_dpll;
  493. u32 cm_div_h24_dpll;
  494. };
  495. #endif /* CONFIG_OMAP44XX || CONFIG_OMAP54XX */
  496. struct dplls {
  497. const struct dpll_params *mpu;
  498. const struct dpll_params *core;
  499. const struct dpll_params *per;
  500. const struct dpll_params *abe;
  501. const struct dpll_params *iva;
  502. const struct dpll_params *usb;
  503. const struct dpll_params *ddr;
  504. const struct dpll_params *gmac;
  505. };
  506. struct pmic_data {
  507. u32 base_offset;
  508. u32 step;
  509. u32 start_code;
  510. unsigned gpio;
  511. int gpio_en;
  512. u32 i2c_slave_addr;
  513. void (*pmic_bus_init)(void);
  514. int (*pmic_write)(u8 sa, u8 reg_addr, u8 reg_data);
  515. };
  516. #if defined(CONFIG_OMAP44XX) || defined(CONFIG_OMAP54XX)
  517. enum {
  518. OPP_LOW,
  519. OPP_NOM,
  520. OPP_OD,
  521. OPP_HIGH,
  522. NUM_OPPS,
  523. };
  524. /**
  525. * struct volts_efuse_data - efuse definition for voltage
  526. * @reg: register address for efuse
  527. * @reg_bits: Number of bits in a register address, mandatory.
  528. */
  529. struct volts_efuse_data {
  530. u32 reg[NUM_OPPS];
  531. u8 reg_bits;
  532. };
  533. struct volts {
  534. u32 value[NUM_OPPS];
  535. u32 addr;
  536. struct volts_efuse_data efuse;
  537. struct pmic_data *pmic;
  538. u32 abb_tx_done_mask;
  539. };
  540. enum {
  541. VOLT_MPU,
  542. VOLT_CORE,
  543. VOLT_MM,
  544. VOLT_GPU,
  545. VOLT_EVE,
  546. VOLT_IVA,
  547. NUM_VOLT_RAILS,
  548. };
  549. struct vcores_data {
  550. struct volts mpu;
  551. struct volts core;
  552. struct volts mm;
  553. struct volts gpu;
  554. struct volts eve;
  555. struct volts iva;
  556. };
  557. #endif /* CONFIG_OMAP44XX || CONFIG_OMAP54XX */
  558. extern struct prcm_regs const **prcm;
  559. extern struct prcm_regs const omap5_es1_prcm;
  560. extern struct prcm_regs const omap5_es2_prcm;
  561. extern struct prcm_regs const omap4_prcm;
  562. extern struct prcm_regs const dra7xx_prcm;
  563. extern struct dplls const **dplls_data;
  564. extern struct dplls dra7xx_dplls;
  565. extern struct dplls dra72x_dplls;
  566. extern struct dplls dra76x_dplls;
  567. extern struct vcores_data const **omap_vcores;
  568. extern const u32 sys_clk_array[8];
  569. extern struct omap_sys_ctrl_regs const **ctrl;
  570. extern struct omap_sys_ctrl_regs const am33xx_ctrl;
  571. extern struct omap_sys_ctrl_regs const omap3_ctrl;
  572. extern struct omap_sys_ctrl_regs const omap4_ctrl;
  573. extern struct omap_sys_ctrl_regs const omap5_ctrl;
  574. extern struct omap_sys_ctrl_regs const dra7xx_ctrl;
  575. extern struct pmic_data tps659038;
  576. extern struct pmic_data lp8733;
  577. extern struct pmic_data lp87565;
  578. void hw_data_init(void);
  579. const struct dpll_params *get_mpu_dpll_params(struct dplls const *);
  580. const struct dpll_params *get_core_dpll_params(struct dplls const *);
  581. const struct dpll_params *get_per_dpll_params(struct dplls const *);
  582. const struct dpll_params *get_iva_dpll_params(struct dplls const *);
  583. const struct dpll_params *get_usb_dpll_params(struct dplls const *);
  584. const struct dpll_params *get_abe_dpll_params(struct dplls const *);
  585. #if defined(CONFIG_OMAP44XX) || defined(CONFIG_OMAP54XX)
  586. void do_enable_clocks(u32 const *clk_domains,
  587. u32 const *clk_modules_hw_auto,
  588. u32 const *clk_modules_explicit_en,
  589. u8 wait_for_enable);
  590. void do_disable_clocks(u32 const *clk_domains,
  591. u32 const *clk_modules_disable,
  592. u8 wait_for_disable);
  593. #endif /* CONFIG_OMAP44XX || CONFIG_OMAP54XX */
  594. void setup_post_dividers(u32 const base,
  595. const struct dpll_params *params);
  596. u32 omap_ddr_clk(void);
  597. u32 get_sys_clk_index(void);
  598. void enable_basic_clocks(void);
  599. void enable_basic_uboot_clocks(void);
  600. void enable_usb_clocks(int index);
  601. void disable_usb_clocks(int index);
  602. #if defined(CONFIG_OMAP44XX) || defined(CONFIG_OMAP54XX)
  603. void scale_vcores(struct vcores_data const *);
  604. #endif /* CONFIG_OMAP44XX || CONFIG_OMAP54XX */
  605. int get_voltrail_opp(int rail_offset);
  606. u32 get_offset_code(u32 volt_offset, struct pmic_data *pmic);
  607. void do_scale_vcore(u32 vcore_reg, u32 volt_mv, struct pmic_data *pmic);
  608. void abb_setup(u32 fuse, u32 ldovbb, u32 setup, u32 control,
  609. u32 txdone, u32 txdone_mask, u32 opp);
  610. s8 abb_setup_ldovbb(u32 fuse, u32 ldovbb);
  611. struct tag_serialnr;
  612. void omap_die_id_serial(void);
  613. void omap_die_id_get_board_serial(struct tag_serialnr *serialnr);
  614. void omap_die_id_usbethaddr(void);
  615. void omap_die_id_display(void);
  616. #ifdef CONFIG_FASTBOOT_FLASH
  617. void omap_set_fastboot_vars(void);
  618. #else
  619. static inline void omap_set_fastboot_vars(void) { }
  620. #endif
  621. void recalibrate_iodelay(void);
  622. void omap_smc1(u32 service, u32 val);
  623. /*
  624. * Low-level helper function used when performing secure ROM calls on high-
  625. * security (HS) device variants by doing a specially-formed smc entry.
  626. */
  627. u32 omap_smc_sec(u32 service, u32 proc_id, u32 flag, u32 *params);
  628. u32 omap_smc_sec_cpu1(u32 service, u32 proc_id, u32 flag, u32 *params);
  629. void enable_edma3_clocks(void);
  630. void disable_edma3_clocks(void);
  631. void omap_die_id(unsigned int *die_id);
  632. /* Initialize general purpose I2C(0) on the SoC */
  633. void gpi2c_init(void);
  634. /* Common FDT Fixups */
  635. int ft_hs_disable_rng(void *fdt, struct bd_info *bd);
  636. int ft_hs_fixup_dram(void *fdt, struct bd_info *bd);
  637. int ft_hs_add_tee(void *fdt, struct bd_info *bd);
  638. /* ABB */
  639. #define OMAP_ABB_NOMINAL_OPP 0
  640. #define OMAP_ABB_FAST_OPP 1
  641. #define OMAP_ABB_SLOW_OPP 3
  642. #define OMAP_ABB_CONTROL_FAST_OPP_SEL_MASK (0x1 << 0)
  643. #define OMAP_ABB_CONTROL_SLOW_OPP_SEL_MASK (0x1 << 1)
  644. #define OMAP_ABB_CONTROL_OPP_CHANGE_MASK (0x1 << 2)
  645. #define OMAP_ABB_CONTROL_SR2_IN_TRANSITION_MASK (0x1 << 6)
  646. #define OMAP_ABB_SETUP_SR2EN_MASK (0x1 << 0)
  647. #define OMAP_ABB_SETUP_ACTIVE_FBB_SEL_MASK (0x1 << 2)
  648. #define OMAP_ABB_SETUP_ACTIVE_RBB_SEL_MASK (0x1 << 1)
  649. #define OMAP_ABB_SETUP_SR2_WTCNT_VALUE_MASK (0xff << 8)
  650. static inline u32 omap_revision(void)
  651. {
  652. extern u32 *const omap_si_rev;
  653. return *omap_si_rev;
  654. }
  655. #define OMAP44xx 0x44000000
  656. static inline u8 is_omap44xx(void)
  657. {
  658. extern u32 *const omap_si_rev;
  659. return (*omap_si_rev & 0xFF000000) == OMAP44xx;
  660. };
  661. #define OMAP54xx 0x54000000
  662. static inline u8 is_omap54xx(void)
  663. {
  664. extern u32 *const omap_si_rev;
  665. return ((*omap_si_rev & 0xFF000000) == OMAP54xx);
  666. }
  667. #define DRA7XX 0x07000000
  668. #define DRA72X 0x07200000
  669. #define DRA76X 0x07600000
  670. static inline u8 is_dra7xx(void)
  671. {
  672. extern u32 *const omap_si_rev;
  673. return ((*omap_si_rev & 0xFF000000) == DRA7XX);
  674. }
  675. static inline u8 is_dra72x(void)
  676. {
  677. extern u32 *const omap_si_rev;
  678. return (*omap_si_rev & 0xFFF00000) == DRA72X;
  679. }
  680. static inline u8 is_dra76x(void)
  681. {
  682. extern u32 *const omap_si_rev;
  683. return (*omap_si_rev & 0xFFF00000) == DRA76X;
  684. }
  685. static inline u8 is_dra76x_abz(void)
  686. {
  687. extern u32 *const omap_si_rev;
  688. return (*omap_si_rev & 0xF) == 2;
  689. }
  690. static inline u8 is_dra76x_acd(void)
  691. {
  692. extern u32 *const omap_si_rev;
  693. return (*omap_si_rev & 0xF) == 3;
  694. }
  695. #endif
  696. /*
  697. * silicon revisions.
  698. * Moving this to common, so that most of code can be moved to common,
  699. * directories.
  700. */
  701. /* omap4 */
  702. #define OMAP4430_SILICON_ID_INVALID 0xFFFFFFFF
  703. #define OMAP4430_ES1_0 0x44300100
  704. #define OMAP4430_ES2_0 0x44300200
  705. #define OMAP4430_ES2_1 0x44300210
  706. #define OMAP4430_ES2_2 0x44300220
  707. #define OMAP4430_ES2_3 0x44300230
  708. #define OMAP4460_ES1_0 0x44600100
  709. #define OMAP4460_ES1_1 0x44600110
  710. #define OMAP4470_ES1_0 0x44700100
  711. /* omap5 */
  712. #define OMAP5430_SILICON_ID_INVALID 0
  713. #define OMAP5430_ES1_0 0x54300100
  714. #define OMAP5432_ES1_0 0x54320100
  715. #define OMAP5430_ES2_0 0x54300200
  716. #define OMAP5432_ES2_0 0x54320200
  717. /* DRA7XX */
  718. #define DRA762_ES1_0 0x07620100
  719. #define DRA752_ES1_0 0x07520100
  720. #define DRA752_ES1_1 0x07520110
  721. #define DRA752_ES2_0 0x07520200
  722. #define DRA722_ES1_0 0x07220100
  723. #define DRA722_ES2_0 0x07220200
  724. #define DRA722_ES2_1 0x07220210
  725. #define DRA762_ABZ_ES1_0 0x07620102
  726. #define DRA762_ACD_ES1_0 0x07620103
  727. /*
  728. * silicon device type
  729. * Moving to common from cpu.h, since it is shared by various omap devices
  730. */
  731. #define TST_DEVICE 0x0
  732. #define EMU_DEVICE 0x1
  733. #define HS_DEVICE 0x2
  734. #define GP_DEVICE 0x3
  735. /*
  736. * SRAM scratch space entries
  737. */
  738. #define OMAP_SRAM_SCRATCH_OMAP_REV SRAM_SCRATCH_SPACE_ADDR
  739. #define OMAP_SRAM_SCRATCH_EMIF_SIZE (SRAM_SCRATCH_SPACE_ADDR + 0x4)
  740. #define OMAP_SRAM_SCRATCH_EMIF_T_NUM (SRAM_SCRATCH_SPACE_ADDR + 0xC)
  741. #define OMAP_SRAM_SCRATCH_EMIF_T_DEN (SRAM_SCRATCH_SPACE_ADDR + 0x10)
  742. #define OMAP_SRAM_SCRATCH_PRCM_PTR (SRAM_SCRATCH_SPACE_ADDR + 0x14)
  743. #define OMAP_SRAM_SCRATCH_DPLLS_PTR (SRAM_SCRATCH_SPACE_ADDR + 0x18)
  744. #define OMAP_SRAM_SCRATCH_VCORES_PTR (SRAM_SCRATCH_SPACE_ADDR + 0x1C)
  745. #define OMAP_SRAM_SCRATCH_SYS_CTRL (SRAM_SCRATCH_SPACE_ADDR + 0x20)
  746. #define OMAP_SRAM_SCRATCH_BOOT_PARAMS (SRAM_SCRATCH_SPACE_ADDR + 0x24)
  747. #ifndef TI_SRAM_SCRATCH_BOARD_EEPROM_START
  748. #define TI_SRAM_SCRATCH_BOARD_EEPROM_START (SRAM_SCRATCH_SPACE_ADDR + 0x28)
  749. #define TI_SRAM_SCRATCH_BOARD_EEPROM_END (SRAM_SCRATCH_SPACE_ADDR + 0x200)
  750. #endif
  751. #define OMAP_SRAM_SCRATCH_SPACE_END (TI_SRAM_SCRATCH_BOARD_EEPROM_END)
  752. /* Boot parameters */
  753. #define DEVICE_DATA_OFFSET 0x18
  754. #define BOOT_MODE_OFFSET 0x8
  755. #define CH_FLAGS_CHSETTINGS (1 << 0)
  756. #define CH_FLAGS_CHRAM (1 << 1)
  757. #define CH_FLAGS_CHFLASH (1 << 2)
  758. #define CH_FLAGS_CHMMCSD (1 << 3)
  759. #ifndef __ASSEMBLY__
  760. u32 omap_sys_boot_device(void);
  761. #endif
  762. #endif /* _OMAP_COMMON_H_ */