cpu.c 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * (C) Copyright 2010
  4. * Vipin Kumar, ST Micoelectronics, vipin.kumar@st.com.
  5. */
  6. #include <common.h>
  7. #include <command.h>
  8. #include <init.h>
  9. #include <asm/io.h>
  10. #include <asm/arch/hardware.h>
  11. #include <asm/arch/spr_misc.h>
  12. int arch_cpu_init(void)
  13. {
  14. struct misc_regs *const misc_p =
  15. (struct misc_regs *)CONFIG_SPEAR_MISCBASE;
  16. u32 periph1_clken, periph_clk_cfg;
  17. periph1_clken = readl(&misc_p->periph1_clken);
  18. #if defined(CONFIG_SPEAR3XX)
  19. periph1_clken |= MISC_GPT2ENB;
  20. #elif defined(CONFIG_SPEAR600)
  21. periph1_clken |= MISC_GPT3ENB;
  22. #endif
  23. #if defined(CONFIG_PL011_SERIAL)
  24. periph1_clken |= MISC_UART0ENB;
  25. periph_clk_cfg = readl(&misc_p->periph_clk_cfg);
  26. periph_clk_cfg &= ~CONFIG_SPEAR_UARTCLKMSK;
  27. periph_clk_cfg |= CONFIG_SPEAR_UART48M;
  28. writel(periph_clk_cfg, &misc_p->periph_clk_cfg);
  29. #endif
  30. #if defined(CONFIG_ETH_DESIGNWARE)
  31. periph1_clken |= MISC_ETHENB;
  32. #endif
  33. #if defined(CONFIG_DW_UDC)
  34. periph1_clken |= MISC_USBDENB;
  35. #endif
  36. #if defined(CONFIG_SYS_I2C_DW)
  37. periph1_clken |= MISC_I2CENB;
  38. #endif
  39. #if defined(CONFIG_ST_SMI)
  40. periph1_clken |= MISC_SMIENB;
  41. #endif
  42. #if defined(CONFIG_NAND_FSMC)
  43. periph1_clken |= MISC_FSMCENB;
  44. #endif
  45. #if defined(CONFIG_USB_EHCI_SPEAR)
  46. periph1_clken |= PERIPH_USBH1 | PERIPH_USBH2;
  47. #endif
  48. #if defined(CONFIG_SPEAR_GPIO)
  49. periph1_clken |= MISC_GPIO3ENB | MISC_GPIO4ENB;
  50. #endif
  51. #if defined(CONFIG_PL022_SPI)
  52. periph1_clken |= MISC_SSP1ENB | MISC_SSP2ENB | MISC_SSP3ENB;
  53. #endif
  54. writel(periph1_clken, &misc_p->periph1_clken);
  55. return 0;
  56. }
  57. #ifdef CONFIG_DISPLAY_CPUINFO
  58. int print_cpuinfo(void)
  59. {
  60. #ifdef CONFIG_SPEAR300
  61. printf("CPU: SPEAr300\n");
  62. #elif defined(CONFIG_SPEAR310)
  63. printf("CPU: SPEAr310\n");
  64. #elif defined(CONFIG_SPEAR320)
  65. printf("CPU: SPEAr320\n");
  66. #elif defined(CONFIG_SPEAR600)
  67. printf("CPU: SPEAr600\n");
  68. #else
  69. #error CPU not supported in spear platform
  70. #endif
  71. return 0;
  72. }
  73. #endif
  74. #if !defined(CONFIG_SPL_BUILD) && defined(CONFIG_NAND_ECC_BCH) && defined(CONFIG_NAND_FSMC)
  75. static int do_switch_ecc(struct cmd_tbl *cmdtp, int flag, int argc,
  76. char *const argv[])
  77. {
  78. if (argc != 2)
  79. goto usage;
  80. if (strncmp(argv[1], "hw", 2) == 0) {
  81. /* 1-bit HW ECC */
  82. printf("Switching to 1-bit HW ECC\n");
  83. fsmc_nand_switch_ecc(1);
  84. } else if (strncmp(argv[1], "bch4", 2) == 0) {
  85. /* 4-bit SW ECC BCH4 */
  86. printf("Switching to 4-bit SW ECC (BCH4)\n");
  87. fsmc_nand_switch_ecc(4);
  88. } else {
  89. goto usage;
  90. }
  91. return 0;
  92. usage:
  93. printf("Usage: nandecc %s\n", cmdtp->usage);
  94. return 1;
  95. }
  96. U_BOOT_CMD(
  97. nandecc, 2, 0, do_switch_ecc,
  98. "switch NAND ECC calculation algorithm",
  99. "hw|bch4 - Switch between NAND hardware 1-bit HW and"
  100. " 4-bit SW BCH\n"
  101. );
  102. #endif