t1024rdb.dts 1.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869
  1. // SPDX-License-Identifier: GPL-2.0+ OR X11
  2. /*
  3. * T1024RDB Device Tree Source
  4. *
  5. * Copyright 2013 - 2015 Freescale Semiconductor Inc.
  6. * Copyright 2019-2020 NXP
  7. */
  8. /include/ "t102x.dtsi"
  9. / {
  10. model = "fsl,T1024RDB";
  11. compatible = "fsl,T1024RDB";
  12. #address-cells = <2>;
  13. #size-cells = <2>;
  14. interrupt-parent = <&mpic>;
  15. aliases {
  16. sg_2500_aqr105_phy4 = &sg_2500_aqr105_phy4;
  17. };
  18. soc: soc@ffe000000 {
  19. ranges = <0x00000000 0xf 0xfe000000 0x1000000>;
  20. reg = <0xf 0xfe000000 0 0x00001000>;
  21. fman@400000 {
  22. fm1mac1: ethernet@e0000 {
  23. phy-handle = <&xg_aqr105_phy3>;
  24. phy-connection-type = "xgmii";
  25. };
  26. fm1mac2: ethernet@e2000 {
  27. };
  28. fm1mac3: ethernet@e4000 {
  29. phy-handle = <&rgmii_phy2>;
  30. phy-connection-type = "rgmii";
  31. };
  32. fm1mac4: ethernet@e6000 {
  33. phy-handle = <&rgmii_phy1>;
  34. phy-connection-type = "rgmii";
  35. };
  36. mdio0: mdio@fc000 {
  37. rgmii_phy1: ethernet-phy@2 {
  38. reg = <0x2>;
  39. };
  40. rgmii_phy2: ethernet-phy@6 {
  41. reg = <0x6>;
  42. };
  43. };
  44. xmdio0: mdio@fd000 {
  45. xg_aqr105_phy3: ethernet-phy@1 {
  46. compatible = "ethernet-phy-ieee802.3-c45";
  47. reg = <0x1>;
  48. };
  49. sg_2500_aqr105_phy4: ethernet-phy@2 {
  50. compatible = "ethernet-phy-ieee802.3-c45";
  51. reg = <0x2>;
  52. };
  53. };
  54. };
  55. };
  56. };
  57. #include "t1024si-post.dtsi"