global_data.h 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2002-2010
  4. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  5. */
  6. #ifndef __ASM_GBL_DATA_H
  7. #define __ASM_GBL_DATA_H
  8. #ifndef __ASSEMBLY__
  9. #include <config.h>
  10. #include <asm/types.h>
  11. #include <linux/types.h>
  12. /* Architecture-specific global data */
  13. struct arch_global_data {
  14. #if defined(CONFIG_FSL_ESDHC) || defined(CONFIG_FSL_ESDHC_IMX)
  15. u32 sdhc_clk;
  16. #endif
  17. #if defined(CONFIG_FSL_ESDHC)
  18. u32 sdhc_per_clk;
  19. #endif
  20. #if defined(CONFIG_U_QE)
  21. u32 qe_clk;
  22. u32 brg_clk;
  23. uint mp_alloc_base;
  24. uint mp_alloc_top;
  25. #endif /* CONFIG_U_QE */
  26. #ifdef CONFIG_AT91FAMILY
  27. /* "static data" needed by at91's clock.c */
  28. unsigned long cpu_clk_rate_hz;
  29. unsigned long main_clk_rate_hz;
  30. unsigned long mck_rate_hz;
  31. unsigned long plla_rate_hz;
  32. unsigned long pllb_rate_hz;
  33. unsigned long at91_pllb_usb_init;
  34. #endif
  35. /* "static data" needed by most of timer.c on ARM platforms */
  36. unsigned long timer_rate_hz;
  37. unsigned int tbu;
  38. unsigned int tbl;
  39. unsigned long lastinc;
  40. unsigned long long timer_reset_value;
  41. #if !(CONFIG_IS_ENABLED(SYS_ICACHE_OFF) && CONFIG_IS_ENABLED(SYS_DCACHE_OFF))
  42. unsigned long tlb_addr;
  43. unsigned long tlb_size;
  44. #if defined(CONFIG_ARM64)
  45. unsigned long tlb_fillptr;
  46. unsigned long tlb_emerg;
  47. #endif
  48. #endif
  49. #ifdef CONFIG_SYS_MEM_RESERVE_SECURE
  50. #define MEM_RESERVE_SECURE_SECURED 0x1
  51. #define MEM_RESERVE_SECURE_MAINTAINED 0x2
  52. #define MEM_RESERVE_SECURE_ADDR_MASK (~0x3)
  53. /*
  54. * Secure memory addr
  55. * This variable needs maintenance if the RAM base is not zero,
  56. * or if RAM splits into non-consecutive banks. It also has a
  57. * flag indicating the secure memory is marked as secure by MMU.
  58. * Flags used: 0x1 secured
  59. * 0x2 maintained
  60. */
  61. phys_addr_t secure_ram;
  62. unsigned long tlb_allocated;
  63. #endif
  64. #ifdef CONFIG_RESV_RAM
  65. /*
  66. * Reserved RAM for memory resident, eg. Management Complex (MC)
  67. * driver which continues to run after U-Boot exits.
  68. */
  69. phys_addr_t resv_ram;
  70. #endif
  71. #ifdef CONFIG_ARCH_OMAP2PLUS
  72. u32 omap_boot_device;
  73. u32 omap_boot_mode;
  74. u8 omap_ch_flags;
  75. #endif
  76. #if defined(CONFIG_FSL_LSCH3) && defined(CONFIG_SYS_FSL_HAS_DP_DDR)
  77. unsigned long mem2_clk;
  78. #endif
  79. #ifdef CONFIG_ARCH_IMX8
  80. struct udevice *scu_dev;
  81. #endif
  82. };
  83. #include <asm-generic/global_data.h>
  84. #if defined(__clang__) || defined(CONFIG_LTO)
  85. #define DECLARE_GLOBAL_DATA_PTR
  86. #define gd get_gd()
  87. static inline gd_t *get_gd(void)
  88. {
  89. gd_t *gd_ptr;
  90. #ifdef CONFIG_ARM64
  91. __asm__ volatile("mov %0, x18\n" : "=r" (gd_ptr));
  92. #else
  93. __asm__ volatile("mov %0, r9\n" : "=r" (gd_ptr));
  94. #endif
  95. return gd_ptr;
  96. }
  97. #else
  98. #ifdef CONFIG_ARM64
  99. #define DECLARE_GLOBAL_DATA_PTR register volatile gd_t *gd asm ("x18")
  100. #else
  101. #define DECLARE_GLOBAL_DATA_PTR register volatile gd_t *gd asm ("r9")
  102. #endif
  103. #endif
  104. static inline void set_gd(volatile gd_t *gd_ptr)
  105. {
  106. #ifdef CONFIG_ARM64
  107. __asm__ volatile("ldr x18, %0\n" : : "m"(gd_ptr));
  108. #elif __ARM_ARCH >= 7
  109. __asm__ volatile("ldr r9, %0\n" : : "m"(gd_ptr));
  110. #else
  111. __asm__ volatile("mov r9, %0\n" : : "r"(gd_ptr));
  112. #endif
  113. }
  114. #endif /* __ASSEMBLY__ */
  115. #endif /* __ASM_GBL_DATA_H */