global_data.h 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117
  1. /*
  2. * (C) Copyright 2002-2010
  3. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #ifndef __ASM_GBL_DATA_H
  8. #define __ASM_GBL_DATA_H
  9. #include "config.h"
  10. #include "asm/types.h"
  11. /* Architecture-specific global data */
  12. struct arch_global_data {
  13. #if defined(CONFIG_FSL_ESDHC)
  14. u32 sdhc_clk;
  15. #if defined(CONFIG_FSL_ESDHC_ADAPTER_IDENT)
  16. u8 sdhc_adapter;
  17. #endif
  18. #endif
  19. #if defined(CONFIG_CPM2)
  20. /* There are many clocks on the MPC8260 - see page 9-5 */
  21. unsigned long vco_out;
  22. unsigned long cpm_clk;
  23. unsigned long scc_clk;
  24. unsigned long brg_clk;
  25. #endif
  26. /* TODO: sjg@chromium.org: Should these be unslgned long? */
  27. #if defined(CONFIG_MPC83xx)
  28. /* There are other clocks in the MPC83XX */
  29. u32 csb_clk;
  30. # if defined(CONFIG_MPC8308) || defined(CONFIG_MPC831x) || \
  31. defined(CONFIG_MPC834x) || defined(CONFIG_MPC837x)
  32. u32 tsec1_clk;
  33. u32 tsec2_clk;
  34. u32 usbdr_clk;
  35. # elif defined(CONFIG_MPC8309)
  36. u32 usbdr_clk;
  37. # endif
  38. # if defined(CONFIG_MPC834x)
  39. u32 usbmph_clk;
  40. # endif /* CONFIG_MPC834x */
  41. # if defined(CONFIG_MPC8315)
  42. u32 tdm_clk;
  43. # endif
  44. u32 core_clk;
  45. u32 enc_clk;
  46. u32 lbiu_clk;
  47. u32 lclk_clk;
  48. # if defined(CONFIG_MPC8308) || defined(CONFIG_MPC831x) || \
  49. defined(CONFIG_MPC837x)
  50. u32 pciexp1_clk;
  51. u32 pciexp2_clk;
  52. # endif
  53. # if defined(CONFIG_MPC837x) || defined(CONFIG_MPC8315)
  54. u32 sata_clk;
  55. # endif
  56. # if defined(CONFIG_MPC8360)
  57. u32 mem_sec_clk;
  58. # endif /* CONFIG_MPC8360 */
  59. #endif
  60. #if defined(CONFIG_MPC85xx) || defined(CONFIG_MPC86xx)
  61. u32 lbc_clk;
  62. void *cpu;
  63. #endif /* CONFIG_MPC85xx || CONFIG_MPC86xx */
  64. #if defined(CONFIG_MPC83xx) || defined(CONFIG_MPC85xx) || \
  65. defined(CONFIG_MPC86xx)
  66. u32 i2c1_clk;
  67. u32 i2c2_clk;
  68. #endif
  69. #if defined(CONFIG_QE)
  70. u32 qe_clk;
  71. u32 brg_clk;
  72. uint mp_alloc_base;
  73. uint mp_alloc_top;
  74. #endif /* CONFIG_QE */
  75. #if defined(CONFIG_FSL_LAW)
  76. u32 used_laws;
  77. #endif
  78. #if defined(CONFIG_E500)
  79. u32 used_tlb_cams[(CONFIG_SYS_NUM_TLBCAMS+31)/32];
  80. #endif
  81. unsigned long reset_status; /* reset status register at boot */
  82. #if defined(CONFIG_MPC83xx)
  83. unsigned long arbiter_event_attributes;
  84. unsigned long arbiter_event_address;
  85. #endif
  86. #if defined(CONFIG_CPM2)
  87. unsigned int dp_alloc_base;
  88. unsigned int dp_alloc_top;
  89. #endif
  90. #if defined(CONFIG_4xx)
  91. u32 uart_clk;
  92. #endif /* CONFIG_4xx */
  93. #ifdef CONFIG_SYS_FPGA_COUNT
  94. unsigned fpga_state[CONFIG_SYS_FPGA_COUNT];
  95. #endif
  96. #if defined(CONFIG_WD_MAX_RATE)
  97. unsigned long long wdt_last; /* trace watch-dog triggering rate */
  98. #endif
  99. #if defined(CONFIG_LWMON5)
  100. unsigned long kbd_status;
  101. #endif
  102. };
  103. #include <asm-generic/global_data.h>
  104. #if 1
  105. #define DECLARE_GLOBAL_DATA_PTR register volatile gd_t *gd asm ("r2")
  106. #else /* We could use plain global data, but the resulting code is bigger */
  107. #define XTRN_DECLARE_GLOBAL_DATA_PTR extern
  108. #define DECLARE_GLOBAL_DATA_PTR XTRN_DECLARE_GLOBAL_DATA_PTR \
  109. gd_t *gd
  110. #endif
  111. #endif /* __ASM_GBL_DATA_H */