|
@@ -2,21 +2,43 @@ CONFIG_ARM=y
|
|
|
CONFIG_SKIP_LOWLEVEL_INIT=y
|
|
|
CONFIG_ARCH_ROCKCHIP=y
|
|
|
CONFIG_SYS_TEXT_BASE=0x00a00000
|
|
|
+CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
|
+CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
|
CONFIG_NR_DRAM_BANKS=2
|
|
|
-CONFIG_DEFAULT_DEVICE_TREE="rk3568-evb"
|
|
|
CONFIG_ROCKCHIP_RK3568=y
|
|
|
+CONFIG_SPL_ROCKCHIP_BACK_TO_BROM=y
|
|
|
+CONFIG_SPL_ROCKCHIP_COMMON_BOARD=y
|
|
|
+CONFIG_SPL_MMC=y
|
|
|
+CONFIG_SPL_SERIAL=y
|
|
|
+CONFIG_SPL_DRIVERS_MISC_SUPPORT=y
|
|
|
+CONFIG_SPL_STACK_R_ADDR=0x600000
|
|
|
CONFIG_TARGET_EVB_RK3568=y
|
|
|
CONFIG_DEBUG_UART_BASE=0xFE660000
|
|
|
CONFIG_DEBUG_UART_CLOCK=24000000
|
|
|
+CONFIG_DEFAULT_DEVICE_TREE="rk3568-evb"
|
|
|
CONFIG_DEBUG_UART=y
|
|
|
CONFIG_SYS_LOAD_ADDR=0xc00800
|
|
|
+CONFIG_FIT=y
|
|
|
+CONFIG_FIT_VERBOSE=y
|
|
|
+CONFIG_SPL_LOAD_FIT=y
|
|
|
CONFIG_DEFAULT_FDT_FILE="rockchip/rk3568-evb.dtb"
|
|
|
# CONFIG_DISPLAY_CPUINFO is not set
|
|
|
CONFIG_DISPLAY_BOARDINFO_LATE=y
|
|
|
+# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
|
|
|
+CONFIG_SPL_STACK_R=y
|
|
|
+CONFIG_SPL_SEPARATE_BSS=y
|
|
|
+CONFIG_SPL_CRC32_SUPPORT=y
|
|
|
+CONFIG_SPL_ATF=y
|
|
|
CONFIG_CMD_GPT=y
|
|
|
CONFIG_CMD_MMC=y
|
|
|
# CONFIG_CMD_SETEXPR is not set
|
|
|
+# CONFIG_SPL_DOS_PARTITION is not set
|
|
|
+CONFIG_SPL_OF_CONTROL=y
|
|
|
+CONFIG_OF_LIVE=y
|
|
|
CONFIG_NET_RANDOM_ETHADDR=y
|
|
|
+CONFIG_SPL_REGMAP=y
|
|
|
+CONFIG_SPL_SYSCON=y
|
|
|
+CONFIG_SPL_CLK=y
|
|
|
CONFIG_ROCKCHIP_GPIO=y
|
|
|
CONFIG_SYS_I2C_ROCKCHIP=y
|
|
|
CONFIG_MISC=y
|
|
@@ -30,6 +52,7 @@ CONFIG_ETH_DESIGNWARE=y
|
|
|
CONFIG_GMAC_ROCKCHIP=y
|
|
|
CONFIG_REGULATOR_PWM=y
|
|
|
CONFIG_PWM_ROCKCHIP=y
|
|
|
+CONFIG_SPL_RAM=y
|
|
|
CONFIG_DM_RESET=y
|
|
|
CONFIG_BAUDRATE=1500000
|
|
|
CONFIG_DEBUG_UART_SHIFT=2
|