Browse Source

arm: socfpga: vining: Fix UDC controller phandle in DT

The USB peripheral controller is the DWC2 controller 1, not 0.
Update the phandle to fix UDC support on this board.

Signed-off-by: Marek Vasut <marex@denx.de>
Cc: Siew Chin Lim <elly.siew.chin.lim@intel.com>
Cc: Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com>
Cc: Tien Fong Chee <tien.fong.chee@intel.com>
Marek Vasut 2 years ago
parent
commit
c3880e6597
1 changed files with 1 additions and 1 deletions
  1. 1 1
      arch/arm/dts/socfpga_cyclone5_vining_fpga-u-boot.dtsi

+ 1 - 1
arch/arm/dts/socfpga_cyclone5_vining_fpga-u-boot.dtsi

@@ -11,7 +11,7 @@
 /{
 	aliases {
 		spi0 = "/soc/spi@ff705000";
-		udc0 = &usb0;
+		udc0 = &usb1;
 	};
 };