|
@@ -14,6 +14,7 @@ choice
|
|
|
|
|
|
config TARGET_MALTA
|
|
|
bool "Support malta"
|
|
|
+ select HAS_FIXED_TIMER_FREQUENCY
|
|
|
select BOARD_EARLY_INIT_R
|
|
|
select DM
|
|
|
select DM_SERIAL
|
|
@@ -41,17 +42,20 @@ config TARGET_MALTA
|
|
|
|
|
|
config ARCH_ATH79
|
|
|
bool "Support QCA/Atheros ath79"
|
|
|
+ select HAS_FIXED_TIMER_FREQUENCY
|
|
|
select DM
|
|
|
select OF_CONTROL
|
|
|
imply CMD_DM
|
|
|
|
|
|
config ARCH_MSCC
|
|
|
bool "Support MSCC VCore-III"
|
|
|
+ select HAS_FIXED_TIMER_FREQUENCY
|
|
|
select OF_CONTROL
|
|
|
select DM
|
|
|
|
|
|
config ARCH_BMIPS
|
|
|
bool "Support BMIPS SoCs"
|
|
|
+ select HAS_FIXED_TIMER_FREQUENCY
|
|
|
select CLK
|
|
|
select CPU
|
|
|
select DM
|
|
@@ -62,6 +66,7 @@ config ARCH_BMIPS
|
|
|
|
|
|
config ARCH_MTMIPS
|
|
|
bool "Support MediaTek MIPS platforms"
|
|
|
+ select HAS_FIXED_TIMER_FREQUENCY
|
|
|
select CLK
|
|
|
imply CMD_DM
|
|
|
select DISPLAY_CPUINFO
|
|
@@ -88,6 +93,7 @@ config ARCH_MTMIPS
|
|
|
config ARCH_JZ47XX
|
|
|
bool "Support Ingenic JZ47xx"
|
|
|
select SUPPORT_SPL
|
|
|
+ select HAS_FIXED_TIMER_FREQUENCY
|
|
|
select OF_CONTROL
|
|
|
select DM
|
|
|
|
|
@@ -116,12 +122,14 @@ config ARCH_OCTEON
|
|
|
|
|
|
config MACH_PIC32
|
|
|
bool "Support Microchip PIC32"
|
|
|
+ select HAS_FIXED_TIMER_FREQUENCY
|
|
|
select DM
|
|
|
select OF_CONTROL
|
|
|
imply CMD_DM
|
|
|
|
|
|
config TARGET_BOSTON
|
|
|
bool "Support Boston"
|
|
|
+ select HAS_FIXED_TIMER_FREQUENCY
|
|
|
select DM
|
|
|
imply DM_EVENT
|
|
|
select DM_SERIAL
|
|
@@ -143,6 +151,7 @@ config TARGET_BOSTON
|
|
|
|
|
|
config TARGET_XILFPGA
|
|
|
bool "Support Imagination Xilfpga"
|
|
|
+ select HAS_FIXED_TIMER_FREQUENCY
|
|
|
select DM
|
|
|
select DM_ETH
|
|
|
select DM_GPIO
|
|
@@ -246,6 +255,12 @@ config ROM_EXCEPTION_VECTORS
|
|
|
Disable this, if the U-Boot image is booted from DRAM (e.g. by SPL).
|
|
|
In that case the image size will be reduced by 0x500 bytes.
|
|
|
|
|
|
+config SYS_MIPS_TIMER_FREQ
|
|
|
+ int "Fixed MIPS CPU timer frequency in Hz"
|
|
|
+ depends on HAS_FIXED_TIMER_FREQUENCY
|
|
|
+ help
|
|
|
+ Configures a fixed CPU timer frequency.
|
|
|
+
|
|
|
config MIPS_CM_BASE
|
|
|
hex "MIPS CM GCR Base Address"
|
|
|
depends on MIPS_CM
|
|
@@ -427,6 +442,9 @@ config SUPPORTS_CPU_MIPS64_R6
|
|
|
config SUPPORTS_CPU_MIPS64_OCTEON
|
|
|
bool
|
|
|
|
|
|
+config HAS_FIXED_TIMER_FREQUENCY
|
|
|
+ bool
|
|
|
+
|
|
|
config CPU_CAVIUM_OCTEON
|
|
|
bool
|
|
|
|