|
@@ -202,10 +202,6 @@ static int ddr_memory_ecc_err(u32 addr, u32 ecc_err)
|
|
|
writel(val2, addr);
|
|
|
|
|
|
val3 = readl(addr);
|
|
|
- printf("\tECC test: addr 0x%x, read data 0x%x, written data 0x%x, err pattern: 0x%x, read after write data 0x%x\n",
|
|
|
- addr, val1, val2, ecc_err, val3);
|
|
|
-
|
|
|
- puts("\tECC test: Enabling DDR ECC ...\n");
|
|
|
#ifdef CONFIG_ARCH_KEYSTONE
|
|
|
ecc_ctrl = ECC_START_ADDR1 | (ECC_END_ADDR1 << 16);
|
|
|
writel(ecc_ctrl, EMIF1_BASE + KS2_DDR3_ECC_ADDR_RANGE1_OFFSET);
|
|
@@ -214,6 +210,11 @@ static int ddr_memory_ecc_err(u32 addr, u32 ecc_err)
|
|
|
writel(ecc_ctrl, &emif->emif_ecc_ctrl_reg);
|
|
|
#endif
|
|
|
|
|
|
+ printf("\tECC test: addr 0x%x, read data 0x%x, written data 0x%x, err pattern: 0x%x, read after write data 0x%x\n",
|
|
|
+ addr, val1, val2, ecc_err, val3);
|
|
|
+
|
|
|
+ puts("\tECC test: Enabled DDR ECC ...\n");
|
|
|
+
|
|
|
val1 = readl(addr);
|
|
|
printf("\tECC test: addr 0x%x, read data 0x%x\n", addr, val1);
|
|
|
|