Ver código fonte

riscv: jh7110: set SPL_OPENSBI_LOAD_ADDR

set SPL_OPENSBI_LOAD_ADDR to 0x40000000

Signed-off-by: Samin Guo <samin.guo@starfivetech.com>
Samin Guo 11 meses atrás
pai
commit
8e4d0d5649
1 arquivos alterados com 1 adições e 0 exclusões
  1. 1 0
      configs/starfive_evb_defconfig

+ 1 - 0
configs/starfive_evb_defconfig

@@ -11,6 +11,7 @@ CONFIG_SPL_SPI_FLASH_SUPPORT=y
 CONFIG_SPL_SPI_SUPPORT=y
 CONFIG_BUILD_TARGET=""
 CONFIG_TARGET_STARFIVE_EVB=y
+CONFIG_SPL_OPENSBI_LOAD_ADDR=0x40000000
 CONFIG_NR_CPUS=5
 CONFIG_FPGA_GMAC_SPEED_AUTO=y
 CONFIG_STARFIVE_JH7110_L2CC_FLUSH=y