|
@@ -11,7 +11,7 @@
|
|
|
|
|
|
#include <asm/arch/sys_proto.h>
|
|
|
|
|
|
-/* CONFIG_REG_0 */
|
|
|
+/* CFG REG_0 */
|
|
|
#define CFG_REG_0_OFFSET 0xC
|
|
|
#define CFG_REG_ROM_READ_SHIFT 1
|
|
|
#define CFG_REG_ROM_READ_MASK (1 << 1)
|
|
@@ -22,18 +22,18 @@
|
|
|
#define CFG_REG_ROM_READ_START (1 << 1)
|
|
|
#define CFG_REG_ROM_READ_END (0 << 1)
|
|
|
|
|
|
-/* CONFIG_REG_2 */
|
|
|
+/* CFG REG_2 */
|
|
|
#define CFG_REG_2_OFFSET 0x14
|
|
|
#define CFG_REG_REFCLK_PERIOD_SHIFT 0
|
|
|
#define CFG_REG_REFCLK_PERIOD_MASK (0xFFFF << 0)
|
|
|
#define CFG_REG_REFCLK_PERIOD 0x2EF
|
|
|
|
|
|
-/* CONFIG_REG_8 */
|
|
|
+/* CFG REG_8 */
|
|
|
#define CFG_REG_8_OFFSET 0x2C
|
|
|
#define CFG_IODELAY_UNLOCK_KEY 0x0000AAAA
|
|
|
#define CFG_IODELAY_LOCK_KEY 0x0000AAAB
|
|
|
|
|
|
-/* CONFIG_REG_3/4 */
|
|
|
+/* CFG REG_3/4 */
|
|
|
#define CFG_REG_3_OFFSET 0x18
|
|
|
#define CFG_REG_4_OFFSET 0x1C
|
|
|
#define CFG_REG_DLY_CNT_SHIFT 16
|