|
@@ -1,258 +0,0 @@
|
|
|
-// SPDX-License-Identifier: GPL-2.0+
|
|
|
-/*
|
|
|
- * board.c
|
|
|
- *
|
|
|
- * Board functions for Phytec phyCORE-AM335x (pcm051) based boards
|
|
|
- *
|
|
|
- * Copyright (C) 2013 Lemonage Software GmbH
|
|
|
- * Author Lars Poeschel <poeschel@lemonage.de>
|
|
|
- */
|
|
|
-
|
|
|
-#include <common.h>
|
|
|
-#include <env.h>
|
|
|
-#include <errno.h>
|
|
|
-#include <init.h>
|
|
|
-#include <net.h>
|
|
|
-#include <spl.h>
|
|
|
-#include <asm/arch/cpu.h>
|
|
|
-#include <asm/arch/hardware.h>
|
|
|
-#include <asm/arch/omap.h>
|
|
|
-#include <asm/arch/ddr_defs.h>
|
|
|
-#include <asm/arch/clock.h>
|
|
|
-#include <asm/arch/gpio.h>
|
|
|
-#include <asm/arch/mmc_host_def.h>
|
|
|
-#include <asm/arch/sys_proto.h>
|
|
|
-#include <asm/io.h>
|
|
|
-#include <asm/emif.h>
|
|
|
-#include <asm/gpio.h>
|
|
|
-#include <i2c.h>
|
|
|
-#include <miiphy.h>
|
|
|
-#include <cpsw.h>
|
|
|
-#include "board.h"
|
|
|
-
|
|
|
-DECLARE_GLOBAL_DATA_PTR;
|
|
|
-
|
|
|
-/* MII mode defines */
|
|
|
-#define RMII_RGMII2_MODE_ENABLE 0x49
|
|
|
-
|
|
|
-static struct ctrl_dev *cdev = (struct ctrl_dev *)CTRL_DEVICE_BASE;
|
|
|
-
|
|
|
-#ifdef CONFIG_SPL_BUILD
|
|
|
-
|
|
|
-/* DDR RAM defines */
|
|
|
-#define DDR_CLK_MHZ 303 /* DDR_DPLL_MULT value */
|
|
|
-
|
|
|
-#define OSC (V_OSCK/1000000)
|
|
|
-const struct dpll_params dpll_ddr = {
|
|
|
- DDR_CLK_MHZ, OSC-1, 1, -1, -1, -1, -1};
|
|
|
-
|
|
|
-const struct dpll_params *get_dpll_ddr_params(void)
|
|
|
-{
|
|
|
- return &dpll_ddr;
|
|
|
-}
|
|
|
-
|
|
|
-#ifdef CONFIG_REV1
|
|
|
-const struct ctrl_ioregs ioregs = {
|
|
|
- .cm0ioctl = MT41J256M8HX15E_IOCTRL_VALUE,
|
|
|
- .cm1ioctl = MT41J256M8HX15E_IOCTRL_VALUE,
|
|
|
- .cm2ioctl = MT41J256M8HX15E_IOCTRL_VALUE,
|
|
|
- .dt0ioctl = MT41J256M8HX15E_IOCTRL_VALUE,
|
|
|
- .dt1ioctl = MT41J256M8HX15E_IOCTRL_VALUE,
|
|
|
-};
|
|
|
-
|
|
|
-static const struct ddr_data ddr3_data = {
|
|
|
- .datardsratio0 = MT41J256M8HX15E_RD_DQS,
|
|
|
- .datawdsratio0 = MT41J256M8HX15E_WR_DQS,
|
|
|
- .datafwsratio0 = MT41J256M8HX15E_PHY_FIFO_WE,
|
|
|
- .datawrsratio0 = MT41J256M8HX15E_PHY_WR_DATA,
|
|
|
-};
|
|
|
-
|
|
|
-static const struct cmd_control ddr3_cmd_ctrl_data = {
|
|
|
- .cmd0csratio = MT41J256M8HX15E_RATIO,
|
|
|
- .cmd0iclkout = MT41J256M8HX15E_INVERT_CLKOUT,
|
|
|
-
|
|
|
- .cmd1csratio = MT41J256M8HX15E_RATIO,
|
|
|
- .cmd1iclkout = MT41J256M8HX15E_INVERT_CLKOUT,
|
|
|
-
|
|
|
- .cmd2csratio = MT41J256M8HX15E_RATIO,
|
|
|
- .cmd2iclkout = MT41J256M8HX15E_INVERT_CLKOUT,
|
|
|
-};
|
|
|
-
|
|
|
-static struct emif_regs ddr3_emif_reg_data = {
|
|
|
- .sdram_config = MT41J256M8HX15E_EMIF_SDCFG,
|
|
|
- .ref_ctrl = MT41J256M8HX15E_EMIF_SDREF,
|
|
|
- .sdram_tim1 = MT41J256M8HX15E_EMIF_TIM1,
|
|
|
- .sdram_tim2 = MT41J256M8HX15E_EMIF_TIM2,
|
|
|
- .sdram_tim3 = MT41J256M8HX15E_EMIF_TIM3,
|
|
|
- .zq_config = MT41J256M8HX15E_ZQ_CFG,
|
|
|
- .emif_ddr_phy_ctlr_1 = MT41J256M8HX15E_EMIF_READ_LATENCY |
|
|
|
- PHY_EN_DYN_PWRDN,
|
|
|
-};
|
|
|
-
|
|
|
-void sdram_init(void)
|
|
|
-{
|
|
|
- config_ddr(DDR_CLK_MHZ, &ioregs, &ddr3_data,
|
|
|
- &ddr3_cmd_ctrl_data, &ddr3_emif_reg_data, 0);
|
|
|
-}
|
|
|
-#else
|
|
|
-const struct ctrl_ioregs ioregs = {
|
|
|
- .cm0ioctl = MT41K256M16HA125E_IOCTRL_VALUE,
|
|
|
- .cm1ioctl = MT41K256M16HA125E_IOCTRL_VALUE,
|
|
|
- .cm2ioctl = MT41K256M16HA125E_IOCTRL_VALUE,
|
|
|
- .dt0ioctl = MT41K256M16HA125E_IOCTRL_VALUE,
|
|
|
- .dt1ioctl = MT41K256M16HA125E_IOCTRL_VALUE,
|
|
|
-};
|
|
|
-
|
|
|
-static const struct ddr_data ddr3_data = {
|
|
|
- .datardsratio0 = MT41K256M16HA125E_RD_DQS,
|
|
|
- .datawdsratio0 = MT41K256M16HA125E_WR_DQS,
|
|
|
- .datafwsratio0 = MT41K256M16HA125E_PHY_FIFO_WE,
|
|
|
- .datawrsratio0 = MT41K256M16HA125E_PHY_WR_DATA,
|
|
|
-};
|
|
|
-
|
|
|
-static const struct cmd_control ddr3_cmd_ctrl_data = {
|
|
|
- .cmd0csratio = MT41K256M16HA125E_RATIO,
|
|
|
- .cmd0iclkout = MT41K256M16HA125E_INVERT_CLKOUT,
|
|
|
-
|
|
|
- .cmd1csratio = MT41K256M16HA125E_RATIO,
|
|
|
- .cmd1iclkout = MT41K256M16HA125E_INVERT_CLKOUT,
|
|
|
-
|
|
|
- .cmd2csratio = MT41K256M16HA125E_RATIO,
|
|
|
- .cmd2iclkout = MT41K256M16HA125E_INVERT_CLKOUT,
|
|
|
-};
|
|
|
-
|
|
|
-static struct emif_regs ddr3_emif_reg_data = {
|
|
|
- .sdram_config = MT41K256M16HA125E_EMIF_SDCFG,
|
|
|
- .ref_ctrl = MT41K256M16HA125E_EMIF_SDREF,
|
|
|
- .sdram_tim1 = MT41K256M16HA125E_EMIF_TIM1,
|
|
|
- .sdram_tim2 = MT41K256M16HA125E_EMIF_TIM2,
|
|
|
- .sdram_tim3 = MT41K256M16HA125E_EMIF_TIM3,
|
|
|
- .zq_config = MT41K256M16HA125E_ZQ_CFG,
|
|
|
- .emif_ddr_phy_ctlr_1 = MT41K256M16HA125E_EMIF_READ_LATENCY |
|
|
|
- PHY_EN_DYN_PWRDN,
|
|
|
-};
|
|
|
-
|
|
|
-void sdram_init(void)
|
|
|
-{
|
|
|
- config_ddr(DDR_CLK_MHZ, &ioregs, &ddr3_data,
|
|
|
- &ddr3_cmd_ctrl_data, &ddr3_emif_reg_data, 0);
|
|
|
-}
|
|
|
-#endif
|
|
|
-
|
|
|
-void set_uart_mux_conf(void)
|
|
|
-{
|
|
|
- enable_uart0_pin_mux();
|
|
|
-}
|
|
|
-
|
|
|
-void set_mux_conf_regs(void)
|
|
|
-{
|
|
|
- /* Initalize the board header */
|
|
|
- enable_i2c0_pin_mux();
|
|
|
- i2c_init(CONFIG_SYS_OMAP24_I2C_SPEED, CONFIG_SYS_OMAP24_I2C_SLAVE);
|
|
|
-
|
|
|
- enable_board_pin_mux();
|
|
|
-}
|
|
|
-#endif
|
|
|
-
|
|
|
-/*
|
|
|
- * Basic board specific setup. Pinmux has been handled already.
|
|
|
- */
|
|
|
-int board_init(void)
|
|
|
-{
|
|
|
- i2c_init(CONFIG_SYS_OMAP24_I2C_SPEED, CONFIG_SYS_OMAP24_I2C_SLAVE);
|
|
|
-
|
|
|
- gd->bd->bi_boot_params = CONFIG_SYS_SDRAM_BASE + 0x100;
|
|
|
-
|
|
|
- return 0;
|
|
|
-}
|
|
|
-
|
|
|
-#ifdef CONFIG_DRIVER_TI_CPSW
|
|
|
-static void cpsw_control(int enabled)
|
|
|
-{
|
|
|
- /* VTP can be added here */
|
|
|
-
|
|
|
- return;
|
|
|
-}
|
|
|
-
|
|
|
-static struct cpsw_slave_data cpsw_slaves[] = {
|
|
|
- {
|
|
|
- .slave_reg_ofs = 0x208,
|
|
|
- .sliver_reg_ofs = 0xd80,
|
|
|
- .phy_addr = 0,
|
|
|
- .phy_if = PHY_INTERFACE_MODE_RGMII,
|
|
|
- },
|
|
|
- {
|
|
|
- .slave_reg_ofs = 0x308,
|
|
|
- .sliver_reg_ofs = 0xdc0,
|
|
|
- .phy_addr = 1,
|
|
|
- .phy_if = PHY_INTERFACE_MODE_RGMII,
|
|
|
- },
|
|
|
-};
|
|
|
-
|
|
|
-static struct cpsw_platform_data cpsw_data = {
|
|
|
- .mdio_base = CPSW_MDIO_BASE,
|
|
|
- .cpsw_base = CPSW_BASE,
|
|
|
- .mdio_div = 0xff,
|
|
|
- .channels = 8,
|
|
|
- .cpdma_reg_ofs = 0x800,
|
|
|
- .slaves = 1,
|
|
|
- .slave_data = cpsw_slaves,
|
|
|
- .ale_reg_ofs = 0xd00,
|
|
|
- .ale_entries = 1024,
|
|
|
- .host_port_reg_ofs = 0x108,
|
|
|
- .hw_stats_reg_ofs = 0x900,
|
|
|
- .bd_ram_ofs = 0x2000,
|
|
|
- .mac_control = (1 << 5),
|
|
|
- .control = cpsw_control,
|
|
|
- .host_port_num = 0,
|
|
|
- .version = CPSW_CTRL_VERSION_2,
|
|
|
-};
|
|
|
-#endif
|
|
|
-
|
|
|
-#if defined(CONFIG_DRIVER_TI_CPSW) || \
|
|
|
- (defined(CONFIG_USB_ETHER) && defined(CONFIG_USB_MUSB_GADGET))
|
|
|
-int board_eth_init(bd_t *bis)
|
|
|
-{
|
|
|
- int rv, n = 0;
|
|
|
-#ifdef CONFIG_DRIVER_TI_CPSW
|
|
|
- uint8_t mac_addr[6];
|
|
|
- uint32_t mac_hi, mac_lo;
|
|
|
-
|
|
|
- if (!eth_env_get_enetaddr("ethaddr", mac_addr)) {
|
|
|
- printf("<ethaddr> not set. Reading from E-fuse\n");
|
|
|
- /* try reading mac address from efuse */
|
|
|
- mac_lo = readl(&cdev->macid0l);
|
|
|
- mac_hi = readl(&cdev->macid0h);
|
|
|
- mac_addr[0] = mac_hi & 0xFF;
|
|
|
- mac_addr[1] = (mac_hi & 0xFF00) >> 8;
|
|
|
- mac_addr[2] = (mac_hi & 0xFF0000) >> 16;
|
|
|
- mac_addr[3] = (mac_hi & 0xFF000000) >> 24;
|
|
|
- mac_addr[4] = mac_lo & 0xFF;
|
|
|
- mac_addr[5] = (mac_lo & 0xFF00) >> 8;
|
|
|
-
|
|
|
- if (is_valid_ethaddr(mac_addr))
|
|
|
- eth_env_set_enetaddr("ethaddr", mac_addr);
|
|
|
- else
|
|
|
- goto try_usbether;
|
|
|
- }
|
|
|
-
|
|
|
- writel(RMII_RGMII2_MODE_ENABLE, &cdev->miisel);
|
|
|
-
|
|
|
- rv = cpsw_register(&cpsw_data);
|
|
|
- if (rv < 0)
|
|
|
- printf("Error %d registering CPSW switch\n", rv);
|
|
|
- else
|
|
|
- n += rv;
|
|
|
-try_usbether:
|
|
|
-#endif
|
|
|
-
|
|
|
-#if defined(CONFIG_USB_ETHER) && !defined(CONFIG_SPL_BUILD)
|
|
|
- rv = usb_eth_initialize(bis);
|
|
|
- if (rv < 0)
|
|
|
- printf("Error %d registering USB_ETHER\n", rv);
|
|
|
- else
|
|
|
- n += rv;
|
|
|
-#endif
|
|
|
- return n;
|
|
|
-}
|
|
|
-#endif
|