|
@@ -18,10 +18,8 @@
|
|
|
#include <env.h>
|
|
|
#include <linux/errno.h>
|
|
|
#include <asm/mach-imx/mx5_video.h>
|
|
|
-#include <netdev.h>
|
|
|
#include <i2c.h>
|
|
|
#include <input.h>
|
|
|
-#include <mmc.h>
|
|
|
#include <fsl_esdhc_imx.h>
|
|
|
#include <asm/gpio.h>
|
|
|
#include <power/pmic.h>
|
|
@@ -62,127 +60,6 @@ static void setup_iomux_uart(void)
|
|
|
imx_iomux_v3_setup_multiple_pads(uart_pads, ARRAY_SIZE(uart_pads));
|
|
|
}
|
|
|
|
|
|
-#ifdef CONFIG_USB_EHCI_MX5
|
|
|
-int board_ehci_hcd_init(int port)
|
|
|
-{
|
|
|
- /* request VBUS power enable pin, GPIO7_8 */
|
|
|
- imx_iomux_v3_setup_pad(MX53_PAD_PATA_DA_2__GPIO7_8);
|
|
|
- gpio_direction_output(IMX_GPIO_NR(7, 8), 1);
|
|
|
- return 0;
|
|
|
-}
|
|
|
-#endif
|
|
|
-
|
|
|
-static void setup_iomux_fec(void)
|
|
|
-{
|
|
|
- static const iomux_v3_cfg_t fec_pads[] = {
|
|
|
- NEW_PAD_CTRL(MX53_PAD_FEC_MDIO__FEC_MDIO, PAD_CTL_HYS |
|
|
|
- PAD_CTL_DSE_HIGH | PAD_CTL_PUS_22K_UP | PAD_CTL_ODE),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_FEC_MDC__FEC_MDC, PAD_CTL_DSE_HIGH),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_FEC_RXD1__FEC_RDATA_1,
|
|
|
- PAD_CTL_HYS | PAD_CTL_PKE),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_FEC_RXD0__FEC_RDATA_0,
|
|
|
- PAD_CTL_HYS | PAD_CTL_PKE),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_FEC_TXD1__FEC_TDATA_1, PAD_CTL_DSE_HIGH),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_FEC_TXD0__FEC_TDATA_0, PAD_CTL_DSE_HIGH),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_FEC_TX_EN__FEC_TX_EN, PAD_CTL_DSE_HIGH),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_FEC_REF_CLK__FEC_TX_CLK,
|
|
|
- PAD_CTL_HYS | PAD_CTL_PKE),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_FEC_RX_ER__FEC_RX_ER,
|
|
|
- PAD_CTL_HYS | PAD_CTL_PKE),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_FEC_CRS_DV__FEC_RX_DV,
|
|
|
- PAD_CTL_HYS | PAD_CTL_PKE),
|
|
|
- };
|
|
|
-
|
|
|
- imx_iomux_v3_setup_multiple_pads(fec_pads, ARRAY_SIZE(fec_pads));
|
|
|
-}
|
|
|
-
|
|
|
-#ifdef CONFIG_FSL_ESDHC_IMX
|
|
|
-struct fsl_esdhc_cfg esdhc_cfg[2] = {
|
|
|
- {MMC_SDHC1_BASE_ADDR},
|
|
|
- {MMC_SDHC3_BASE_ADDR},
|
|
|
-};
|
|
|
-
|
|
|
-int board_mmc_getcd(struct mmc *mmc)
|
|
|
-{
|
|
|
- struct fsl_esdhc_cfg *cfg = (struct fsl_esdhc_cfg *)mmc->priv;
|
|
|
- int ret;
|
|
|
-
|
|
|
- imx_iomux_v3_setup_pad(MX53_PAD_EIM_DA11__GPIO3_11);
|
|
|
- gpio_direction_input(IMX_GPIO_NR(3, 11));
|
|
|
- imx_iomux_v3_setup_pad(MX53_PAD_EIM_DA13__GPIO3_13);
|
|
|
- gpio_direction_input(IMX_GPIO_NR(3, 13));
|
|
|
-
|
|
|
- if (cfg->esdhc_base == MMC_SDHC1_BASE_ADDR)
|
|
|
- ret = !gpio_get_value(IMX_GPIO_NR(3, 13));
|
|
|
- else
|
|
|
- ret = !gpio_get_value(IMX_GPIO_NR(3, 11));
|
|
|
-
|
|
|
- return ret;
|
|
|
-}
|
|
|
-
|
|
|
-#define SD_CMD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_DSE_HIGH | \
|
|
|
- PAD_CTL_PUS_100K_UP)
|
|
|
-#define SD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | \
|
|
|
- PAD_CTL_DSE_HIGH)
|
|
|
-
|
|
|
-int board_mmc_init(struct bd_info *bis)
|
|
|
-{
|
|
|
- static const iomux_v3_cfg_t sd1_pads[] = {
|
|
|
- NEW_PAD_CTRL(MX53_PAD_SD1_CMD__ESDHC1_CMD, SD_CMD_PAD_CTRL),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_SD1_CLK__ESDHC1_CLK, SD_PAD_CTRL),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_SD1_DATA0__ESDHC1_DAT0, SD_PAD_CTRL),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_SD1_DATA1__ESDHC1_DAT1, SD_PAD_CTRL),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_SD1_DATA2__ESDHC1_DAT2, SD_PAD_CTRL),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_SD1_DATA3__ESDHC1_DAT3, SD_PAD_CTRL),
|
|
|
- MX53_PAD_EIM_DA13__GPIO3_13,
|
|
|
- };
|
|
|
-
|
|
|
- static const iomux_v3_cfg_t sd2_pads[] = {
|
|
|
- NEW_PAD_CTRL(MX53_PAD_PATA_RESET_B__ESDHC3_CMD,
|
|
|
- SD_CMD_PAD_CTRL),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_PATA_IORDY__ESDHC3_CLK, SD_PAD_CTRL),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_PATA_DATA8__ESDHC3_DAT0, SD_PAD_CTRL),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_PATA_DATA9__ESDHC3_DAT1, SD_PAD_CTRL),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_PATA_DATA10__ESDHC3_DAT2, SD_PAD_CTRL),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_PATA_DATA11__ESDHC3_DAT3, SD_PAD_CTRL),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_PATA_DATA0__ESDHC3_DAT4, SD_PAD_CTRL),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_PATA_DATA1__ESDHC3_DAT5, SD_PAD_CTRL),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_PATA_DATA2__ESDHC3_DAT6, SD_PAD_CTRL),
|
|
|
- NEW_PAD_CTRL(MX53_PAD_PATA_DATA3__ESDHC3_DAT7, SD_PAD_CTRL),
|
|
|
- MX53_PAD_EIM_DA11__GPIO3_11,
|
|
|
- };
|
|
|
-
|
|
|
- u32 index;
|
|
|
- int ret;
|
|
|
-
|
|
|
- esdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC_CLK);
|
|
|
- esdhc_cfg[1].sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
|
|
|
-
|
|
|
- for (index = 0; index < CONFIG_SYS_FSL_ESDHC_NUM; index++) {
|
|
|
- switch (index) {
|
|
|
- case 0:
|
|
|
- imx_iomux_v3_setup_multiple_pads(sd1_pads,
|
|
|
- ARRAY_SIZE(sd1_pads));
|
|
|
- break;
|
|
|
- case 1:
|
|
|
- imx_iomux_v3_setup_multiple_pads(sd2_pads,
|
|
|
- ARRAY_SIZE(sd2_pads));
|
|
|
- break;
|
|
|
- default:
|
|
|
- printf("Warning: you configured more ESDHC controller"
|
|
|
- "(%d) as supported by the board(2)\n",
|
|
|
- CONFIG_SYS_FSL_ESDHC_NUM);
|
|
|
- return -EINVAL;
|
|
|
- }
|
|
|
- ret = fsl_esdhc_initialize(bis, &esdhc_cfg[index]);
|
|
|
- if (ret)
|
|
|
- return ret;
|
|
|
- }
|
|
|
-
|
|
|
- return 0;
|
|
|
-}
|
|
|
-#endif
|
|
|
-
|
|
|
#define I2C_PAD_CTRL (PAD_CTL_SRE_FAST | PAD_CTL_DSE_HIGH | \
|
|
|
PAD_CTL_PUS_100K_UP | PAD_CTL_ODE)
|
|
|
|
|
@@ -327,7 +204,6 @@ static void clock_1GHz(void)
|
|
|
int board_early_init_f(void)
|
|
|
{
|
|
|
setup_iomux_uart();
|
|
|
- setup_iomux_fec();
|
|
|
setup_iomux_lcd();
|
|
|
|
|
|
return 0;
|