|
@@ -167,7 +167,6 @@
|
|
|
#define CONFIG_SYS_FSL_DSP_M2_RAM_ADDR 0xb0000000
|
|
|
#define CONFIG_SYS_FSL_DSP_CCSRBAR_DEFAULT 0xff600000
|
|
|
#define CONFIG_SYS_FSL_IFC_BANK_COUNT 3
|
|
|
-#define CONFIG_NAND_FSL_IFC
|
|
|
#define CONFIG_ESDHC_HC_BLK_ADDR
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_BSC9132)
|
|
@@ -179,7 +178,6 @@
|
|
|
#define CONFIG_SYS_FSL_DSP_M3_RAM_ADDR 0xc0000000
|
|
|
#define CONFIG_SYS_FSL_DSP_CCSRBAR_DEFAULT 0xff600000
|
|
|
#define CONFIG_SYS_FSL_IFC_BANK_COUNT 3
|
|
|
-#define CONFIG_NAND_FSL_IFC
|
|
|
#define CONFIG_SYS_FSL_ESDHC_P1010_BROKEN_SDCLK
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
|
|
#define CONFIG_ESDHC_HC_BLK_ADDR
|