Browse Source

riscv: dts: jh7110: Add L2 pretcher configuration

Add L2 pretcher configuration for starfive jh7110 SoC.

Signed-off-by: Samin Guo <samin.guo@starfivetech.com>
Samin Guo 1 year ago
parent
commit
41cad11dbf
1 changed files with 10 additions and 0 deletions
  1. 10 0
      arch/riscv/dts/jh7110-u-boot.dtsi

+ 10 - 0
arch/riscv/dts/jh7110-u-boot.dtsi

@@ -71,6 +71,16 @@
 	};
 };
 
+&cachectrl {
+	reg = <0x0 0x2010000 0x0 0x4000>,
+	      <0x0 0x2030000 0x0 0x80000>,
+	      <0x0 0x8000000 0x0 0x2000000>;
+	reg-names = "control", "prefetcher", "sideband";
+	prefetch-dist-size = <0x4>;
+	prefetch-hart-mask = <0x1e>;
+	prefetch-enable;
+};
+
 &uart0 {
 	clock-frequency = <24000000>;
 	current-speed = <115200>;