Переглянути джерело

arm64: zynqmp: Switch to amd.com emails

Update my and DPs email address to match current setup.

Signed-off-by: Michal Simek <michal.simek@amd.com>
Link: https://lore.kernel.org/r/aba5b19b9c5a95608829e86ad5cc4671c940f1bb.1688992543.git.michal.simek@amd.com
Michal Simek 10 місяців тому
батько
коміт
174d728471
100 змінених файлів з 115 додано та 115 видалено
  1. 1 1
      arch/arm/dts/avnet-ultra96-rev1.dts
  2. 2 2
      arch/arm/dts/versal-mini-emmc0.dts
  3. 2 2
      arch/arm/dts/versal-mini-emmc1.dts
  4. 2 2
      arch/arm/dts/versal-mini-ospi.dtsi
  5. 2 2
      arch/arm/dts/versal-mini-qspi.dtsi
  6. 1 1
      arch/arm/dts/versal-mini.dts
  7. 1 1
      arch/arm/dts/zynq-dlc20-rev1.0.dts
  8. 1 1
      arch/arm/dts/zynq-minized.dts
  9. 1 1
      arch/arm/dts/zynqmp-a2197-revA.dts
  10. 1 1
      arch/arm/dts/zynqmp-clk-ccf.dtsi
  11. 1 1
      arch/arm/dts/zynqmp-dlc21-revA.dts
  12. 1 1
      arch/arm/dts/zynqmp-e-a2197-00-revA.dts
  13. 1 1
      arch/arm/dts/zynqmp-g-a2197-00-revA.dts
  14. 1 1
      arch/arm/dts/zynqmp-m-a2197-01-revA.dts
  15. 1 1
      arch/arm/dts/zynqmp-m-a2197-02-revA.dts
  16. 1 1
      arch/arm/dts/zynqmp-m-a2197-03-revA.dts
  17. 1 1
      arch/arm/dts/zynqmp-mini-emmc0.dts
  18. 1 1
      arch/arm/dts/zynqmp-mini-emmc1.dts
  19. 2 2
      arch/arm/dts/zynqmp-mini-nand.dts
  20. 2 2
      arch/arm/dts/zynqmp-mini-qspi.dts
  21. 1 1
      arch/arm/dts/zynqmp-mini.dts
  22. 1 1
      arch/arm/dts/zynqmp-p-a2197-00-revA.dts
  23. 1 1
      arch/arm/dts/zynqmp-r5.dts
  24. 1 1
      arch/arm/dts/zynqmp-sck-kr-g-revA.dts
  25. 1 1
      arch/arm/dts/zynqmp-sck-kr-g-revB.dts
  26. 1 1
      arch/arm/dts/zynqmp-sck-kv-g-revA.dts
  27. 1 1
      arch/arm/dts/zynqmp-sck-kv-g-revB.dts
  28. 1 1
      arch/arm/dts/zynqmp-sm-k26-revA.dts
  29. 1 1
      arch/arm/dts/zynqmp-smk-k26-revA.dts
  30. 1 1
      arch/arm/dts/zynqmp-zc1232-revA.dts
  31. 2 2
      arch/arm/dts/zynqmp-zc1254-revA.dts
  32. 1 1
      arch/arm/dts/zynqmp-zc1751-xm015-dc1.dts
  33. 1 1
      arch/arm/dts/zynqmp-zc1751-xm016-dc2.dts
  34. 1 1
      arch/arm/dts/zynqmp-zc1751-xm017-dc3.dts
  35. 1 1
      arch/arm/dts/zynqmp-zc1751-xm018-dc4.dts
  36. 2 2
      arch/arm/dts/zynqmp-zc1751-xm019-dc5.dts
  37. 1 1
      arch/arm/dts/zynqmp-zcu100-revC.dts
  38. 1 1
      arch/arm/dts/zynqmp-zcu102-rev1.0.dts
  39. 1 1
      arch/arm/dts/zynqmp-zcu102-rev1.1.dts
  40. 1 1
      arch/arm/dts/zynqmp-zcu102-revA.dts
  41. 1 1
      arch/arm/dts/zynqmp-zcu102-revB.dts
  42. 1 1
      arch/arm/dts/zynqmp-zcu104-revA.dts
  43. 1 1
      arch/arm/dts/zynqmp-zcu104-revC.dts
  44. 1 1
      arch/arm/dts/zynqmp-zcu106-rev1.0.dts
  45. 1 1
      arch/arm/dts/zynqmp-zcu106-revA.dts
  46. 1 1
      arch/arm/dts/zynqmp-zcu111-revA.dts
  47. 2 2
      arch/arm/dts/zynqmp-zcu1275-revA.dts
  48. 2 2
      arch/arm/dts/zynqmp-zcu1275-revB.dts
  49. 2 2
      arch/arm/dts/zynqmp-zcu1285-revA.dts
  50. 1 1
      arch/arm/dts/zynqmp-zcu208-revA.dts
  51. 1 1
      arch/arm/dts/zynqmp-zcu216-revA.dts
  52. 1 1
      arch/arm/dts/zynqmp.dtsi
  53. 1 1
      arch/arm/mach-tegra/arm64-mmu.c
  54. 1 1
      arch/arm/mach-versal/Makefile
  55. 1 1
      arch/arm/mach-versal/clk.c
  56. 1 1
      arch/arm/mach-versal/cpu.c
  57. 1 1
      arch/arm/mach-versal/mp.c
  58. 1 1
      arch/arm/mach-zynqmp/Makefile
  59. 1 1
      arch/arm/mach-zynqmp/clk.c
  60. 1 1
      arch/arm/mach-zynqmp/cpu.c
  61. 1 1
      arch/arm/mach-zynqmp/handoff.c
  62. 1 1
      arch/arm/mach-zynqmp/include/mach/clk.h
  63. 1 1
      arch/arm/mach-zynqmp/include/mach/hardware.h
  64. 1 1
      arch/arm/mach-zynqmp/include/mach/sys_proto.h
  65. 1 1
      arch/arm/mach-zynqmp/mp.c
  66. 1 1
      arch/arm/mach-zynqmp/psu_spl_init.c
  67. 1 1
      arch/arm/mach-zynqmp/spl.c
  68. 1 1
      arch/microblaze/cpu/spl.c
  69. 1 1
      arch/microblaze/cpu/u-boot-spl.lds
  70. 1 1
      arch/microblaze/include/asm/spl.h
  71. 1 1
      board/xilinx/common/Makefile
  72. 1 1
      board/xilinx/common/board.h
  73. 1 1
      board/xilinx/common/cpu-info.c
  74. 1 1
      board/xilinx/common/fru.h
  75. 1 1
      board/xilinx/versal/Makefile
  76. 1 1
      board/xilinx/versal/board.c
  77. 1 1
      board/xilinx/versal/cmds.c
  78. 1 1
      board/xilinx/zynqmp/Makefile
  79. 1 1
      board/xilinx/zynqmp/cmds.c
  80. 1 1
      board/xilinx/zynqmp/zynqmp.c
  81. 1 1
      common/spl/spl_ram.c
  82. 1 1
      drivers/ata/sata_ceva.c
  83. 1 1
      drivers/clk/clk_versal.c
  84. 1 1
      drivers/fpga/versalpl.c
  85. 2 2
      drivers/fpga/zynqmppl.c
  86. 1 1
      drivers/net/xilinx_axi_mrmac.c
  87. 1 1
      drivers/net/xilinx_axi_mrmac.h
  88. 1 1
      drivers/pinctrl/pinctrl-zynqmp.c
  89. 1 1
      drivers/soc/soc_xilinx_zynqmp.c
  90. 1 1
      drivers/watchdog/xilinx_tb_wdt.c
  91. 1 1
      drivers/watchdog/xilinx_wwdt.c
  92. 1 1
      include/configs/xilinx_versal.h
  93. 2 2
      include/configs/xilinx_versal_mini.h
  94. 1 1
      include/configs/xilinx_zynqmp.h
  95. 2 2
      include/configs/xilinx_zynqmp_mini.h
  96. 2 2
      include/configs/xilinx_zynqmp_mini_nand.h
  97. 1 1
      include/versalpl.h
  98. 1 1
      include/zynqmppl.h
  99. 1 1
      tools/zynqmp_psu_init_minimize.sh
  100. 1 1
      tools/zynqmpimage.c

+ 1 - 1
arch/arm/dts/avnet-ultra96-rev1.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2018 - 2020, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 2 - 2
arch/arm/dts/versal-mini-emmc0.dts

@@ -4,8 +4,8 @@
  *
  * (C) Copyright 2018-2019, Xilinx, Inc.
  *
- * Siva Durga Prasad <siva.durga.paladugu@xilinx.com>
- * Michal Simek <michal.simek@xilinx.com>
+ * Siva Durga Prasad <siva.durga.prasad.paladugu@amd.com>>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 2 - 2
arch/arm/dts/versal-mini-emmc1.dts

@@ -4,8 +4,8 @@
  *
  * (C) Copyright 2018-2019, Xilinx, Inc.
  *
- * Siva Durga Prasad <siva.durga.paladugu@xilinx.com>
- * Michal Simek <michal.simek@xilinx.com>
+ * Siva Durga Prasad <siva.durga.prasad.paladugu@amd.com>>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 2 - 2
arch/arm/dts/versal-mini-ospi.dtsi

@@ -4,8 +4,8 @@
  *
  * (C) Copyright 2018-2019, Xilinx, Inc.
  *
- * Siva Durga Prasad <siva.durga.paladugu@xilinx.com>
- * Michal Simek <michal.simek@xilinx.com>
+ * Siva Durga Prasad <siva.durga.prasad.paladugu@amd.com>>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 2 - 2
arch/arm/dts/versal-mini-qspi.dtsi

@@ -4,8 +4,8 @@
  *
  * (C) Copyright 2018-2019, Xilinx, Inc.
  *
- * Siva Durga Prasad <siva.durga.paladugu@xilinx.com>
- * Michal Simek <michal.simek@xilinx.com>
+ * Siva Durga Prasad <siva.durga.prasad.paladugu@amd.com>>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 1 - 1
arch/arm/dts/versal-mini.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2019, Xilinx, Inc.
  *
- * Siva Durga Prasad Paladugu <siva.durga.paladugu@xilinx.com>
+ * Siva Durga Prasad Paladugu <siva.durga.prasad.paladugu@amd.com>>
  */
 
 /dts-v1/;

+ 1 - 1
arch/arm/dts/zynq-dlc20-rev1.0.dts

@@ -2,7 +2,7 @@
 /*
  * Copyright (C) 2018 Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 /dts-v1/;
 #include "zynq-7000.dtsi"

+ 1 - 1
arch/arm/dts/zynq-minized.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2017 - 2018, Xilinx, Inc.
  *
- * Ibai Erkiaga <ibai.erkiaga-elorza@xilinx.com>
+ * Ibai Erkiaga <ibai.erkiaga-elorza@amd.com>
  */
 
 /dts-v1/;

+ 1 - 1
arch/arm/dts/zynqmp-a2197-revA.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2019, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 /dts-v1/;
 

+ 1 - 1
arch/arm/dts/zynqmp-clk-ccf.dtsi

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2017 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include <dt-bindings/clock/xlnx-zynqmp-clk.h>

+ 1 - 1
arch/arm/dts/zynqmp-dlc21-revA.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2019 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 /dts-v1/;
 

+ 1 - 1
arch/arm/dts/zynqmp-e-a2197-00-revA.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2019 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 /dts-v1/;
 

+ 1 - 1
arch/arm/dts/zynqmp-g-a2197-00-revA.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2019, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 /dts-v1/;
 

+ 1 - 1
arch/arm/dts/zynqmp-m-a2197-01-revA.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2019, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 /dts-v1/;
 

+ 1 - 1
arch/arm/dts/zynqmp-m-a2197-02-revA.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2019, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 /dts-v1/;
 

+ 1 - 1
arch/arm/dts/zynqmp-m-a2197-03-revA.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2019, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 /dts-v1/;
 

+ 1 - 1
arch/arm/dts/zynqmp-mini-emmc0.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2018, Xilinx, Inc.
  *
- * Siva Durga Prasad <siva.durga.paladugu@xilinx.com>
+ * Siva Durga Prasad <siva.durga.prasad.paladugu@amd.com>>
  */
 
 /dts-v1/;

+ 1 - 1
arch/arm/dts/zynqmp-mini-emmc1.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2018, Xilinx, Inc.
  *
- * Siva Durga Prasad <siva.durga.paladugu@xilinx.com>
+ * Siva Durga Prasad <siva.durga.prasad.paladugu@amd.com>>
  */
 
 /dts-v1/;

+ 2 - 2
arch/arm/dts/zynqmp-mini-nand.dts

@@ -4,8 +4,8 @@
  *
  * (C) Copyright 2018, Xilinx, Inc.
  *
- * Siva Durga Prasad <siva.durga.paladugu@xilinx.com>
- * Michal Simek <michal.simek@xilinx.com>
+ * Siva Durga Prasad <siva.durga.prasad.paladugu@amd.com>>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 2 - 2
arch/arm/dts/zynqmp-mini-qspi.dts

@@ -4,8 +4,8 @@
  *
  * (C) Copyright 2015 - 2020, Xilinx, Inc.
  *
- * Siva Durga Prasad <siva.durga.paladugu@xilinx.com>
- * Michal Simek <michal.simek@xilinx.com>
+ * Siva Durga Prasad <siva.durga.prasad.paladugu@amd.com>>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 1 - 1
arch/arm/dts/zynqmp-mini.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2017, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 1 - 1
arch/arm/dts/zynqmp-p-a2197-00-revA.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2019, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 /dts-v1/;
 

+ 1 - 1
arch/arm/dts/zynqmp-r5.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2018, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 1 - 1
arch/arm/dts/zynqmp-sck-kr-g-revA.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include <dt-bindings/gpio/gpio.h>

+ 1 - 1
arch/arm/dts/zynqmp-sck-kr-g-revB.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2021 - 2022, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include <dt-bindings/gpio/gpio.h>

+ 1 - 1
arch/arm/dts/zynqmp-sck-kv-g-revA.dts

@@ -9,7 +9,7 @@
  * "Y" – A01 board modified with legacy interposer (Nexperia)
  * "Z" – A01 board modified with Diode interposer
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include <dt-bindings/gpio/gpio.h>

+ 1 - 1
arch/arm/dts/zynqmp-sck-kv-g-revB.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2020 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include <dt-bindings/gpio/gpio.h>

+ 1 - 1
arch/arm/dts/zynqmp-sm-k26-revA.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2020 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 1 - 1
arch/arm/dts/zynqmp-smk-k26-revA.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2020 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include "zynqmp-sm-k26-revA.dts"

+ 1 - 1
arch/arm/dts/zynqmp-zc1232-revA.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2017 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 2 - 2
arch/arm/dts/zynqmp-zc1254-revA.dts

@@ -4,8 +4,8 @@
  *
  * (C) Copyright 2015 - 2020, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
- * Siva Durga Prasad Paladugu <sivadur@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
+ * Siva Durga Prasad Paladugu <siva.durga.prasad.paladugu@amd.com>>
  */
 
 /dts-v1/;

+ 1 - 1
arch/arm/dts/zynqmp-zc1751-xm015-dc1.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2015 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 1 - 1
arch/arm/dts/zynqmp-zc1751-xm016-dc2.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2015 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 1 - 1
arch/arm/dts/zynqmp-zc1751-xm017-dc3.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2016 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 1 - 1
arch/arm/dts/zynqmp-zc1751-xm018-dc4.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2015 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 2 - 2
arch/arm/dts/zynqmp-zc1751-xm019-dc5.dts

@@ -4,8 +4,8 @@
  *
  * (C) Copyright 2015 - 2021, Xilinx, Inc.
  *
- * Siva Durga Prasad <siva.durga.paladugu@xilinx.com>
- * Michal Simek <michal.simek@xilinx.com>
+ * Siva Durga Prasad <siva.durga.prasad.paladugu@amd.com>>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 1 - 1
arch/arm/dts/zynqmp-zcu100-revC.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2016 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  * Nathalie Chan King Choy
  */
 

+ 1 - 1
arch/arm/dts/zynqmp-zcu102-rev1.0.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2016 - 2020, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include "zynqmp-zcu102-revB.dts"

+ 1 - 1
arch/arm/dts/zynqmp-zcu102-rev1.1.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2016 - 2020, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include "zynqmp-zcu102-rev1.0.dts"

+ 1 - 1
arch/arm/dts/zynqmp-zcu102-revA.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2015 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 1 - 1
arch/arm/dts/zynqmp-zcu102-revB.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2016 - 2020, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include "zynqmp-zcu102-revA.dts"

+ 1 - 1
arch/arm/dts/zynqmp-zcu104-revA.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2017 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 1 - 1
arch/arm/dts/zynqmp-zcu104-revC.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2017 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 1 - 1
arch/arm/dts/zynqmp-zcu106-rev1.0.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2016 - 2022, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include "zynqmp-zcu106-revA.dts"

+ 1 - 1
arch/arm/dts/zynqmp-zcu106-revA.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2016 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 1 - 1
arch/arm/dts/zynqmp-zcu111-revA.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2017 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 2 - 2
arch/arm/dts/zynqmp-zcu1275-revA.dts

@@ -4,8 +4,8 @@
  *
  * (C) Copyright 2017 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
- * Siva Durga Prasad Paladugu <sivadur@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
+ * Siva Durga Prasad Paladugu <siva.durga.prasad.paladugu@amd.com>>
  */
 
 /dts-v1/;

+ 2 - 2
arch/arm/dts/zynqmp-zcu1275-revB.dts

@@ -4,8 +4,8 @@
  *
  * (C) Copyright 2018 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
- * Siva Durga Prasad Paladugu <sivadur@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
+ * Siva Durga Prasad Paladugu <siva.durga.prasad.paladugu@amd.com>>
  */
 
 /dts-v1/;

+ 2 - 2
arch/arm/dts/zynqmp-zcu1285-revA.dts

@@ -4,8 +4,8 @@
  *
  * (C) Copyright 2018 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
- * Siva Durga Prasad Paladugu <sivadur@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
+ * Siva Durga Prasad Paladugu <siva.durga.prasad.paladugu@amd.com>>
  */
 
 /dts-v1/;

+ 1 - 1
arch/arm/dts/zynqmp-zcu208-revA.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2017 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 1 - 1
arch/arm/dts/zynqmp-zcu216-revA.dts

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2017 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 /dts-v1/;

+ 1 - 1
arch/arm/dts/zynqmp.dtsi

@@ -4,7 +4,7 @@
  *
  * (C) Copyright 2014 - 2021, Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  *
  * This program is free software; you can redistribute it and/or
  * modify it under the terms of the GNU General Public License as

+ 1 - 1
arch/arm/mach-tegra/arm64-mmu.c

@@ -1,7 +1,7 @@
 // SPDX-License-Identifier: GPL-2.0+
 /*
  * (C) Copyright 2014 - 2015 Xilinx, Inc.
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  * (This file derived from arch/arm/mach-zynqmp/cpu.c)
  *
  * Copyright (c) 2015, NVIDIA CORPORATION. All rights reserved.

+ 1 - 1
arch/arm/mach-versal/Makefile

@@ -1,7 +1,7 @@
 # SPDX-License-Identifier: GPL-2.0+
 #
 # (C) Copyright 2016 - 2018 Xilinx, Inc.
-# Michal Simek <michal.simek@xilinx.com>
+# Michal Simek <michal.simek@amd.com>
 #
 
 obj-y	+= clk.o

+ 1 - 1
arch/arm/mach-versal/clk.c

@@ -1,7 +1,7 @@
 // SPDX-License-Identifier: GPL-2.0+
 /*
  * (C) Copyright 2016 - 2018 Xilinx, Inc.
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include <common.h>

+ 1 - 1
arch/arm/mach-versal/cpu.c

@@ -1,7 +1,7 @@
 // SPDX-License-Identifier: GPL-2.0+
 /*
  * (C) Copyright 2016 - 2018 Xilinx, Inc.
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include <common.h>

+ 1 - 1
arch/arm/mach-versal/mp.c

@@ -1,7 +1,7 @@
 // SPDX-License-Identifier: GPL-2.0
 /*
  * (C) Copyright 2019 Xilinx, Inc.
- * Siva Durga Prasad <siva.durga.paladugu@xilinx.com>
+ * Siva Durga Prasad <siva.durga.prasad.paladugu@amd.com>>
  */
 
 #include <common.h>

+ 1 - 1
arch/arm/mach-zynqmp/Makefile

@@ -1,7 +1,7 @@
 # SPDX-License-Identifier: GPL-2.0+
 #
 # (C) Copyright 2014 - 2015 Xilinx, Inc.
-# Michal Simek <michal.simek@xilinx.com>
+# Michal Simek <michal.simek@amd.com>
 
 obj-y	+= clk.o
 obj-y	+= cpu.o

+ 1 - 1
arch/arm/mach-zynqmp/clk.c

@@ -1,7 +1,7 @@
 // SPDX-License-Identifier: GPL-2.0+
 /*
  * (C) Copyright 2014 - 2015 Xilinx, Inc.
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include <common.h>

+ 1 - 1
arch/arm/mach-zynqmp/cpu.c

@@ -1,7 +1,7 @@
 // SPDX-License-Identifier: GPL-2.0+
 /*
  * (C) Copyright 2014 - 2015 Xilinx, Inc.
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include <common.h>

+ 1 - 1
arch/arm/mach-zynqmp/handoff.c

@@ -2,7 +2,7 @@
 /*
  * Copyright 2016 - 2017 Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include <common.h>

+ 1 - 1
arch/arm/mach-zynqmp/include/mach/clk.h

@@ -1,7 +1,7 @@
 /* SPDX-License-Identifier: GPL-2.0+ */
 /*
  * (C) Copyright 2014 - 2015 Xilinx, Inc.
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #ifndef _ASM_ARCH_CLK_H_

+ 1 - 1
arch/arm/mach-zynqmp/include/mach/hardware.h

@@ -1,7 +1,7 @@
 /* SPDX-License-Identifier: GPL-2.0+ */
 /*
  * (C) Copyright 2014 - 2015 Xilinx, Inc.
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #ifndef _ASM_ARCH_HARDWARE_H

+ 1 - 1
arch/arm/mach-zynqmp/include/mach/sys_proto.h

@@ -1,7 +1,7 @@
 /* SPDX-License-Identifier: GPL-2.0+ */
 /*
  * (C) Copyright 2014 - 2015 Xilinx, Inc.
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #ifndef _ASM_ARCH_SYS_PROTO_H

+ 1 - 1
arch/arm/mach-zynqmp/mp.c

@@ -1,7 +1,7 @@
 // SPDX-License-Identifier: GPL-2.0+
 /*
  * (C) Copyright 2014 - 2015 Xilinx, Inc.
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include <common.h>

+ 1 - 1
arch/arm/mach-zynqmp/psu_spl_init.c

@@ -2,7 +2,7 @@
 /*
  * Copyright 2018 Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 #include <common.h>
 #include <asm/io.h>

+ 1 - 1
arch/arm/mach-zynqmp/spl.c

@@ -2,7 +2,7 @@
 /*
  * Copyright 2015 - 2016 Xilinx, Inc.
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include <common.h>

+ 1 - 1
arch/microblaze/cpu/spl.c

@@ -2,7 +2,7 @@
 /*
  * (C) Copyright 2013 - 2014 Xilinx, Inc
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include <common.h>

+ 1 - 1
arch/microblaze/cpu/u-boot-spl.lds

@@ -2,7 +2,7 @@
 /*
  * (C) Copyright 2013 - 2014 Xilinx, Inc
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include <asm-offsets.h>

+ 1 - 1
arch/microblaze/include/asm/spl.h

@@ -2,7 +2,7 @@
 /*
  * (C) Copyright 2013 - 2014 Xilinx, Inc
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #ifndef _ASM_MICROBLAZE_SPL_H_

+ 1 - 1
board/xilinx/common/Makefile

@@ -1,7 +1,7 @@
 # SPDX-License-Identifier: GPL-2.0
 #
 # (C) Copyright 2020 Xilinx, Inc.
-# Michal Simek <michal.simek@xilinx.com>
+# Michal Simek <michal.simek@amd.com>
 #
 
 obj-y	+= board.o

+ 1 - 1
board/xilinx/common/board.h

@@ -1,7 +1,7 @@
 /* SPDX-License-Identifier: GPL-2.0 */
 /*
  * (C) Copyright 2020 Xilinx, Inc.
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #ifndef _BOARD_XILINX_COMMON_BOARD_H

+ 1 - 1
board/xilinx/common/cpu-info.c

@@ -1,7 +1,7 @@
 // SPDX-License-Identifier: GPL-2.0+
 /*
  * (C) Copyright 2014 - 2020 Xilinx, Inc.
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include <common.h>

+ 1 - 1
board/xilinx/common/fru.h

@@ -1,7 +1,7 @@
 /* SPDX-License-Identifier: GPL-2.0+ */
 /*
  * (C) Copyright 2019 Xilinx, Inc.
- * Siva Durga Prasad Paladugu <siva.durga.paladugu@xilinx.com>
+ * Siva Durga Prasad Paladugu <siva.durga.prasad.paladugu@amd.com>>
  */
 
 #ifndef __FRU_H

+ 1 - 1
board/xilinx/versal/Makefile

@@ -1,7 +1,7 @@
 # SPDX-License-Identifier: GPL-2.0+
 #
 # (C) Copyright 2016 - 2018 Xilinx, Inc.
-# Michal Simek <michal.simek@xilinx.com>
+# Michal Simek <michal.simek@amd.com>
 #
 
 obj-y	:= board.o

+ 1 - 1
board/xilinx/versal/board.c

@@ -1,7 +1,7 @@
 // SPDX-License-Identifier: GPL-2.0+
 /*
  * (C) Copyright 2014 - 2018 Xilinx, Inc.
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include <command.h>

+ 1 - 1
board/xilinx/versal/cmds.c

@@ -1,7 +1,7 @@
 // SPDX-License-Identifier: GPL-2.0
 /*
  * (C) Copyright 2020 Xilinx, Inc.
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include <cpu_func.h>

+ 1 - 1
board/xilinx/zynqmp/Makefile

@@ -1,7 +1,7 @@
 # SPDX-License-Identifier: GPL-2.0+
 #
 # (C) Copyright 2014 - 2016 Xilinx, Inc.
-# Michal Simek <michal.simek@xilinx.com>
+# Michal Simek <michal.simek@amd.com>
 
 obj-y	:= zynqmp.o
 

+ 1 - 1
board/xilinx/zynqmp/cmds.c

@@ -1,7 +1,7 @@
 // SPDX-License-Identifier: GPL-2.0
 /*
  * (C) Copyright 2018 Xilinx, Inc.
- * Siva Durga Prasad Paladugu <siva.durga.paladugu@xilinx.com>
+ * Siva Durga Prasad Paladugu <siva.durga.prasad.paladugu@amd.com>>
  */
 
 #include <common.h>

+ 1 - 1
board/xilinx/zynqmp/zynqmp.c

@@ -1,7 +1,7 @@
 // SPDX-License-Identifier: GPL-2.0+
 /*
  * (C) Copyright 2014 - 2015 Xilinx, Inc.
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #include <common.h>

+ 1 - 1
common/spl/spl_ram.c

@@ -6,7 +6,7 @@
  * (C) Copyright 2016
  * Toradex AG
  *
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  * Stefan Agner <stefan.agner@toradex.com>
  */
 #include <common.h>

+ 1 - 1
drivers/ata/sata_ceva.c

@@ -1,7 +1,7 @@
 // SPDX-License-Identifier: GPL-2.0+
 /*
  * (C) Copyright 2015 - 2016 Xilinx, Inc.
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 #include <common.h>
 #include <dm.h>

+ 1 - 1
drivers/clk/clk_versal.c

@@ -1,7 +1,7 @@
 // SPDX-License-Identifier: GPL-2.0+
 /*
  * (C) Copyright 2019 Xilinx, Inc.
- * Siva Durga Prasad Paladugu <siva.durga.paladugu@xilinx.com>
+ * Siva Durga Prasad Paladugu <siva.durga.prasad.paladugu@amd.com>>
  */
 
 #include <common.h>

+ 1 - 1
drivers/fpga/versalpl.c

@@ -1,7 +1,7 @@
 // SPDX-License-Identifier: GPL-2.0
 /*
  * (C) Copyright 2019, Xilinx, Inc,
- * Siva Durga Prasad Paladugu <siva.durga.paladugu@xilinx.com>
+ * Siva Durga Prasad Paladugu <siva.durga.prasad.paladugu@amd.com>>
  */
 
 #include <common.h>

+ 2 - 2
drivers/fpga/zynqmppl.c

@@ -1,8 +1,8 @@
 // SPDX-License-Identifier: GPL-2.0
 /*
  * (C) Copyright 2015 - 2016, Xilinx, Inc,
- * Michal Simek <michal.simek@xilinx.com>
- * Siva Durga Prasad <siva.durga.paladugu@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
+ * Siva Durga Prasad <siva.durga.prasad.paladugu@amd.com>>
  */
 
 #include <console.h>

+ 1 - 1
drivers/net/xilinx_axi_mrmac.c

@@ -3,7 +3,7 @@
  * Xilinx Multirate Ethernet MAC(MRMAC) driver
  *
  * Author(s):   Ashok Reddy Soma <ashok.reddy.soma@xilinx.com>
- *              Michal Simek <michal.simek@xilinx.com>
+ *              Michal Simek <michal.simek@amd.com>
  *
  * Copyright (C) 2021 Xilinx, Inc. All rights reserved.
  */

+ 1 - 1
drivers/net/xilinx_axi_mrmac.h

@@ -3,7 +3,7 @@
  * Xilinx Multirate Ethernet MAC(MRMAC) driver
  *
  * Author(s):   Ashok Reddy Soma <ashok.reddy.soma@xilinx.com>
- *              Michal Simek <michal.simek@xilinx.com>
+ *              Michal Simek <michal.simek@amd.com>
  *
  * Copyright (C) 2021 Xilinx, Inc. All rights reserved.
  */

+ 1 - 1
drivers/pinctrl/pinctrl-zynqmp.c

@@ -3,7 +3,7 @@
  * Xilinx pinctrl driver for ZynqMP
  *
  * Author(s):   Ashok Reddy Soma <ashok.reddy.soma@xilinx.com>
- *              Michal Simek <michal.simek@xilinx.com>
+ *              Michal Simek <michal.simek@amd.com>
  *
  * Copyright (C) 2021 Xilinx, Inc. All rights reserved.
  */

+ 1 - 1
drivers/soc/soc_xilinx_zynqmp.c

@@ -3,7 +3,7 @@
  * Xilinx ZynqMP SOC driver
  *
  * Copyright (C) 2021 Xilinx, Inc.
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  *
  * Copyright (C) 2022 Weidmüller Interface GmbH & Co. KG
  * Stefan Herbrechtsmeier <stefan.herbrechtsmeier@weidmueller.com>

+ 1 - 1
drivers/watchdog/xilinx_tb_wdt.c

@@ -2,7 +2,7 @@
 /*
  * Xilinx AXI platforms watchdog timer driver.
  *
- * Author(s):	Michal Simek <michal.simek@xilinx.com>
+ * Author(s):	Michal Simek <michal.simek@amd.com>
  *		Shreenidhi Shedi <yesshedi@gmail.com>
  *
  * Copyright (c) 2011-2018 Xilinx Inc.

+ 1 - 1
drivers/watchdog/xilinx_wwdt.c

@@ -2,7 +2,7 @@
 /*
  * Xilinx window watchdog timer driver.
  *
- * Author(s):	Michal Simek <michal.simek@xilinx.com>
+ * Author(s):	Michal Simek <michal.simek@amd.com>
  *		Ashok Reddy Soma <ashok.reddy.soma@xilinx.com>
  *
  * Copyright (c) 2020, Xilinx Inc.

+ 1 - 1
include/configs/xilinx_versal.h

@@ -2,7 +2,7 @@
 /*
  * Configuration for Xilinx Versal
  * (C) Copyright 2016 - 2018 Xilinx, Inc.
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  *
  * Based on Configuration for Xilinx ZynqMP
  */

+ 2 - 2
include/configs/xilinx_versal_mini.h

@@ -3,8 +3,8 @@
  * Configuration for Xilinx Versal MINI configuration
  *
  * (C) Copyright 2018-2019 Xilinx, Inc.
- * Michal Simek <michal.simek@xilinx.com>
- * Siva Durga Prasad Paladugu <siva.durga.paladugu@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
+ * Siva Durga Prasad Paladugu <siva.durga.prasad.paladugu@amd.com>>
  */
 
 #ifndef __CONFIG_VERSAL_MINI_H

+ 1 - 1
include/configs/xilinx_zynqmp.h

@@ -2,7 +2,7 @@
 /*
  * Configuration for Xilinx ZynqMP
  * (C) Copyright 2014 - 2015 Xilinx, Inc.
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  *
  * Based on Configuration for Versatile Express
  */

+ 2 - 2
include/configs/xilinx_zynqmp_mini.h

@@ -3,8 +3,8 @@
  * Configuration for Xilinx ZynqMP Flash utility
  *
  * (C) Copyright 2018 Xilinx, Inc.
- * Michal Simek <michal.simek@xilinx.com>
- * Siva Durga Prasad Paladugu <sivadur@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
+ * Siva Durga Prasad Paladugu <siva.durga.prasad.paladugu@amd.com>>
  */
 
 #ifndef __CONFIG_ZYNQMP_MINI_H

+ 2 - 2
include/configs/xilinx_zynqmp_mini_nand.h

@@ -3,8 +3,8 @@
  * Configuration for Xilinx ZynqMP Nand Flash utility
  *
  * (C) Copyright 2018 Xilinx, Inc.
- * Michal Simek <michal.simek@xilinx.com>
- * Siva Durga Prasad Paladugu <sivadur@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
+ * Siva Durga Prasad Paladugu <siva.durga.prasad.paladugu@amd.com>>
  */
 
 #ifndef __CONFIG_ZYNQMP_MINI_NAND_H

+ 1 - 1
include/versalpl.h

@@ -1,7 +1,7 @@
 /* SPDX-License-Identifier: GPL-2.0 */
 /*
  * (C) Copyright 2019 Xilinx, Inc,
- * Siva Durga Prasad Paladugu <siva.durga.paladugu@xilinx.com>
+ * Siva Durga Prasad Paladugu <siva.durga.prasad.paladugu@amd.com>>
  */
 
 #ifndef _VERSALPL_H_

+ 1 - 1
include/zynqmppl.h

@@ -1,7 +1,7 @@
 /* SPDX-License-Identifier: GPL-2.0 */
 /*
  * (C) Copyright 2015 Xilinx, Inc,
- * Michal Simek <michal.simek@xilinx.com>
+ * Michal Simek <michal.simek@amd.com>
  */
 
 #ifndef _ZYNQMPPL_H_

+ 1 - 1
tools/zynqmp_psu_init_minimize.sh

@@ -1,6 +1,6 @@
 #!/bin/bash
 # SPDX-License-Identifier: GPL-2.0+
-# Copyright (C) 2018 Michal Simek <michal.simek@xilinx.com>
+# Copyright (C) 2018 Michal Simek <michal.simek@amd.com>
 # Copyright (C) 2019 Luca Ceresoli <luca@lucaceresoli.net>
 # Copyright (C) 2022 Weidmüller Interface GmbH & Co. KG
 # Stefan Herbrechtsmeier <stefan.herbrechtsmeier@weidmueller.com>

+ 1 - 1
tools/zynqmpimage.c

@@ -1,6 +1,6 @@
 // SPDX-License-Identifier: GPL-2.0+
 /*
- * Copyright (C) 2016 Michal Simek <michals@xilinx.com>
+ * Copyright (C) 2016 Michal Simek <michal.simek@amd.com>
  * Copyright (C) 2015 Nathan Rossi <nathan@nathanrossi.com>
  *
  * The following Boot Header format/structures and values are defined in the

Деякі файли не було показано, через те що забагато файлів було змінено