|
@@ -100,6 +100,10 @@
|
|
|
#define CLK_QSPI_REF_SW_SHIFT 24
|
|
|
#define CLK_QSPI_REF_SW_MASK 0x1000000U
|
|
|
|
|
|
+#define CLK_SDIO0_SDCARD_OFFSET 0x174
|
|
|
+#define CLK_SDIO0_SDCARD_SHIFT 0
|
|
|
+#define CLK_SDIO0_SDCARD_MASK 0xFFFFFFU
|
|
|
+
|
|
|
#define PLL0_DACPD_SHIFT 0x18U
|
|
|
#define PLL0_DACPD_MASK 0x1000000U
|
|
|
#define PLL0_DSMPD_SHIFT 0x19U
|