mux-mmio.c 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2017-2018 Texas Instruments Incorporated - http://www.ti.com/
  4. * Jean-Jacques Hiblot <jjhiblot@ti.com>
  5. */
  6. #include <common.h>
  7. #include <dm.h>
  8. #include <mux.h>
  9. #include <regmap.h>
  10. #include <syscon.h>
  11. #include <asm/test.h>
  12. #include <dm/test.h>
  13. #include <dm/device-internal.h>
  14. #include <test/ut.h>
  15. static int dm_test_mux_mmio_select(struct unit_test_state *uts)
  16. {
  17. struct udevice *dev, *dev_b;
  18. struct regmap *map;
  19. struct mux_control *ctl0_a, *ctl0_b;
  20. struct mux_control *ctl1;
  21. struct mux_control *ctl_err;
  22. u32 val;
  23. int i;
  24. sandbox_set_enable_memio(true);
  25. ut_assertok(uclass_get_device_by_name(UCLASS_TEST_FDT, "a-test",
  26. &dev));
  27. ut_assertok(uclass_get_device_by_name(UCLASS_TEST_FDT, "b-test",
  28. &dev_b));
  29. map = syscon_regmap_lookup_by_phandle(dev, "mux-syscon");
  30. ut_assertok_ptr(map);
  31. ut_assert(map);
  32. ut_assertok(mux_control_get(dev, "mux0", &ctl0_a));
  33. ut_assertok(mux_control_get(dev, "mux1", &ctl1));
  34. ut_asserteq(-ERANGE, mux_control_get(dev, "mux3", &ctl_err));
  35. ut_asserteq(-ENODATA, mux_control_get(dev, "dummy", &ctl_err));
  36. ut_assertok(mux_control_get(dev_b, "mux0", &ctl0_b));
  37. for (i = 0; i < mux_control_states(ctl0_a); i++) {
  38. /* Select a new state and verify the value in the regmap. */
  39. ut_assertok(mux_control_select(ctl0_a, i));
  40. ut_assertok(regmap_read(map, 0, &val));
  41. ut_asserteq(i, (val & 0x30) >> 4);
  42. /*
  43. * Deselect the mux and verify that the value in the regmap
  44. * reflects the idle state (fixed to MUX_IDLE_AS_IS).
  45. */
  46. ut_assertok(mux_control_deselect(ctl0_a));
  47. ut_assertok(regmap_read(map, 0, &val));
  48. ut_asserteq(i, (val & 0x30) >> 4);
  49. }
  50. for (i = 0; i < mux_control_states(ctl1); i++) {
  51. /* Select a new state and verify the value in the regmap. */
  52. ut_assertok(mux_control_select(ctl1, i));
  53. ut_assertok(regmap_read(map, 0xc, &val));
  54. ut_asserteq(i, (val & 0x1E) >> 1);
  55. /*
  56. * Deselect the mux and verify that the value in the regmap
  57. * reflects the idle state (fixed to 2).
  58. */
  59. ut_assertok(mux_control_deselect(ctl1));
  60. ut_assertok(regmap_read(map, 0xc, &val));
  61. ut_asserteq(2, (val & 0x1E) >> 1);
  62. }
  63. /* Try unbalanced selection/deselection. */
  64. ut_assertok(mux_control_select(ctl0_a, 0));
  65. ut_asserteq(-EBUSY, mux_control_select(ctl0_a, 1));
  66. ut_asserteq(-EBUSY, mux_control_select(ctl0_a, 0));
  67. ut_assertok(mux_control_deselect(ctl0_a));
  68. /* Try concurrent selection. */
  69. ut_assertok(mux_control_select(ctl0_a, 0));
  70. ut_assert(mux_control_select(ctl0_b, 0));
  71. ut_assertok(mux_control_deselect(ctl0_a));
  72. ut_assertok(mux_control_select(ctl0_b, 0));
  73. ut_assert(mux_control_select(ctl0_a, 0));
  74. ut_assertok(mux_control_deselect(ctl0_b));
  75. ut_assertok(mux_control_select(ctl0_a, 0));
  76. ut_assertok(mux_control_deselect(ctl0_a));
  77. return 0;
  78. }
  79. DM_TEST(dm_test_mux_mmio_select, UT_TESTF_SCAN_PDATA | UT_TESTF_SCAN_FDT);
  80. /* Test that managed API for mux work correctly */
  81. static int dm_test_devm_mux_mmio(struct unit_test_state *uts)
  82. {
  83. struct udevice *dev, *dev_b;
  84. struct mux_control *ctl0_a, *ctl0_b;
  85. struct mux_control *ctl1;
  86. struct mux_control *ctl_err;
  87. sandbox_set_enable_memio(true);
  88. ut_assertok(uclass_get_device_by_name(UCLASS_TEST_FDT, "a-test",
  89. &dev));
  90. ut_assertok(uclass_get_device_by_name(UCLASS_TEST_FDT, "b-test",
  91. &dev_b));
  92. ctl0_a = devm_mux_control_get(dev, "mux0");
  93. ut_assertok_ptr(ctl0_a);
  94. ut_assert(ctl0_a);
  95. ctl1 = devm_mux_control_get(dev, "mux1");
  96. ut_assertok_ptr(ctl1);
  97. ut_assert(ctl1);
  98. ctl_err = devm_mux_control_get(dev, "mux3");
  99. ut_asserteq(-ERANGE, PTR_ERR(ctl_err));
  100. ctl_err = devm_mux_control_get(dev, "dummy");
  101. ut_asserteq(-ENODATA, PTR_ERR(ctl_err));
  102. ctl0_b = devm_mux_control_get(dev_b, "mux0");
  103. ut_assertok_ptr(ctl0_b);
  104. ut_assert(ctl0_b);
  105. /* Try concurrent selection. */
  106. ut_assertok(mux_control_select(ctl0_a, 0));
  107. ut_assert(mux_control_select(ctl0_b, 0));
  108. ut_assertok(mux_control_deselect(ctl0_a));
  109. ut_assertok(mux_control_select(ctl0_b, 0));
  110. ut_assert(mux_control_select(ctl0_a, 0));
  111. ut_assertok(mux_control_deselect(ctl0_b));
  112. /* Remove one device and check that the mux is released. */
  113. ut_assertok(mux_control_select(ctl0_a, 0));
  114. ut_assert(mux_control_select(ctl0_b, 0));
  115. device_remove(dev, DM_REMOVE_NORMAL);
  116. ut_assertok(mux_control_select(ctl0_b, 0));
  117. device_remove(dev_b, DM_REMOVE_NORMAL);
  118. return 0;
  119. }
  120. DM_TEST(dm_test_devm_mux_mmio, UT_TESTF_SCAN_PDATA | UT_TESTF_SCAN_FDT);