s2mps11.h 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164
  1. #ifndef __S2MPS11__H__
  2. #define __S2MPS11__H__
  3. enum s2mps11_reg {
  4. S2MPS11_REG_ID = 0,
  5. S2MPS11_REG_INT1,
  6. S2MPS11_REG_INT2,
  7. S2MPS11_REG_INT3,
  8. S2MPS11_REG_INT1M,
  9. S2MPS11_REG_INT2M,
  10. S2MPS11_REG_INT3M,
  11. S2MPS11_REG_STATUS1,
  12. S2MPS11_REG_STATUS2,
  13. S2MPS11_REG_OFFSRC,
  14. S2MPS11_REG_PWRONSRC,
  15. S2MPS11_REG_RTC_CTRL,
  16. S2MPS11_REG_CTRL1,
  17. S2MPS11_REG_ETC_TEST,
  18. S2MPS11_REG_RSVD3,
  19. S2MPS11_REG_BU_CHG,
  20. S2MPS11_REG_RAMP,
  21. S2MPS11_REG_RAMP_BUCK,
  22. S2MPS11_REG_LDO1_8,
  23. S2MPS11_REG_LDO9_16,
  24. S2MPS11_REG_LDO17_24,
  25. S2MPS11_REG_LDO25_32,
  26. S2MPS11_REG_LDO33_38,
  27. S2MPS11_REG_LDO1_8_OVC,
  28. S2MPS11_REG_LDO9_16_OVC,
  29. S2MPS11_REG_LDO17_24_OVC,
  30. S2MPS11_REG_LDO25_32_OVC,
  31. S2MPS11_REG_LDO33_38_OVC,
  32. S2MPS11_REG_RESERVED1,
  33. S2MPS11_REG_RESERVED2,
  34. S2MPS11_REG_RESERVED3,
  35. S2MPS11_REG_RESERVED4,
  36. S2MPS11_REG_RESERVED5,
  37. S2MPS11_REG_RESERVED6,
  38. S2MPS11_REG_RESERVED7,
  39. S2MPS11_REG_RESERVED8,
  40. S2MPS11_REG_WDRSTEN_CTRL,
  41. S2MPS11_REG_B1CTRL1,
  42. S2MPS11_REG_B1CTRL2,
  43. S2MPS11_REG_B2CTRL1,
  44. S2MPS11_REG_B2CTRL2,
  45. S2MPS11_REG_B3CTRL1,
  46. S2MPS11_REG_B3CTRL2,
  47. S2MPS11_REG_B4CTRL1,
  48. S2MPS11_REG_B4CTRL2,
  49. S2MPS11_REG_B5CTRL1,
  50. S2MPS11_REG_BUCK5_SW,
  51. S2MPS11_REG_B5CTRL2,
  52. S2MPS11_REG_B5CTRL3,
  53. S2MPS11_REG_B5CTRL4,
  54. S2MPS11_REG_B5CTRL5,
  55. S2MPS11_REG_B6CTRL1,
  56. S2MPS11_REG_B6CTRL2,
  57. S2MPS11_REG_B7CTRL1,
  58. S2MPS11_REG_B7CTRL2,
  59. S2MPS11_REG_B8CTRL1,
  60. S2MPS11_REG_B8CTRL2,
  61. S2MPS11_REG_B9CTRL1,
  62. S2MPS11_REG_B9CTRL2,
  63. S2MPS11_REG_B10CTRL1,
  64. S2MPS11_REG_B10CTRL2,
  65. S2MPS11_REG_L1CTRL,
  66. S2MPS11_REG_L2CTRL,
  67. S2MPS11_REG_L3CTRL,
  68. S2MPS11_REG_L4CTRL,
  69. S2MPS11_REG_L5CTRL,
  70. S2MPS11_REG_L6CTRL,
  71. S2MPS11_REG_L7CTRL,
  72. S2MPS11_REG_L8CTRL,
  73. S2MPS11_REG_L9CTRL,
  74. S2MPS11_REG_L10CTRL,
  75. S2MPS11_REG_L11CTRL,
  76. S2MPS11_REG_L12CTRL,
  77. S2MPS11_REG_L13CTRL,
  78. S2MPS11_REG_L14CTRL,
  79. S2MPS11_REG_L15CTRL,
  80. S2MPS11_REG_L16CTRL,
  81. S2MPS11_REG_L17CTRL,
  82. S2MPS11_REG_L18CTRL,
  83. S2MPS11_REG_L19CTRL,
  84. S2MPS11_REG_L20CTRL,
  85. S2MPS11_REG_L21CTRL,
  86. S2MPS11_REG_L22CTRL,
  87. S2MPS11_REG_L23CTRL,
  88. S2MPS11_REG_L24CTRL,
  89. S2MPS11_REG_L25CTRL,
  90. S2MPS11_REG_L26CTRL,
  91. S2MPS11_REG_L27CTRL,
  92. S2MPS11_REG_L28CTRL,
  93. S2MPS11_REG_L29CTRL,
  94. S2MPS11_REG_L30CTRL,
  95. S2MPS11_REG_L31CTRL,
  96. S2MPS11_REG_L32CTRL,
  97. S2MPS11_REG_L33CTRL,
  98. S2MPS11_REG_L34CTRL,
  99. S2MPS11_REG_L35CTRL,
  100. S2MPS11_REG_L36CTRL,
  101. S2MPS11_REG_L37CTRL,
  102. S2MPS11_REG_L38CTRL,
  103. S2MPS11_REG_COUNT,
  104. };
  105. #define S2MPS11_LDO26_ENABLE 0xec
  106. #define S2MPS11_LDO_NUM 26
  107. #define S2MPS11_BUCK_NUM 10
  108. /* Driver name */
  109. #define S2MPS11_BUCK_DRIVER "s2mps11_buck"
  110. #define S2MPS11_OF_BUCK_PREFIX "BUCK"
  111. #define S2MPS11_LDO_DRIVER "s2mps11_ldo"
  112. #define S2MPS11_OF_LDO_PREFIX "LDO"
  113. /* BUCK */
  114. #define S2MPS11_BUCK_VOLT_MASK 0xff
  115. #define S2MPS11_BUCK9_VOLT_MASK 0x1f
  116. #define S2MPS11_BUCK_LSTEP 6250
  117. #define S2MPS11_BUCK_HSTEP 12500
  118. #define S2MPS11_BUCK9_STEP 25000
  119. #define S2MPS11_BUCK_UV_MIN 600000
  120. #define S2MPS11_BUCK_UV_HMIN 750000
  121. #define S2MPS11_BUCK9_UV_MIN 1400000
  122. #define S2MPS11_BUCK_VOLT_MAX_HEX 0xA0
  123. #define S2MPS11_BUCK5_VOLT_MAX_HEX 0xDF
  124. #define S2MPS11_BUCK7_8_10_VOLT_MAX_HEX 0xDC
  125. #define S2MPS11_BUCK9_VOLT_MAX_HEX 0x5F
  126. #define S2MPS11_BUCK_MODE_SHIFT 6
  127. #define S2MPS11_BUCK_MODE_MASK (0x3)
  128. #define S2MPS11_BUCK_MODE_OFF (0x0 << 6)
  129. #define S2MPS11_BUCK_MODE_STANDBY (0x1 << 6)
  130. #define S2MPS11_BUCK_MODE_ON (0x3 << 6)
  131. /* LDO */
  132. #define S2MPS11_LDO_VOLT_MASK 0x3F
  133. #define S2MPS11_LDO_VOLT_MAX_HEX 0x3F
  134. #define S2MPS11_LDO_STEP 25000
  135. #define S2MPS11_LDO_UV_MIN 800000
  136. #define S2MPS11_LDO_MODE_MASK 0x3
  137. #define S2MPS11_LDO_MODE_SHIFT 6
  138. #define S2MPS11_LDO_MODE_OFF (0x0 << 6)
  139. #define S2MPS11_LDO_MODE_STANDBY (0x1 << 6)
  140. #define S2MPS11_LDO_MODE_STANDBY_LPM (0x2 << 6)
  141. #define S2MPS11_LDO_MODE_ON (0x3 << 6)
  142. enum {
  143. OP_OFF = 0,
  144. OP_LPM,
  145. OP_STANDBY,
  146. OP_STANDBY_LPM,
  147. OP_ON,
  148. };
  149. #endif