pca9450.h 1.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2019 NXP
  4. */
  5. #ifndef PCA9450_H_
  6. #define PCA9450_H_
  7. #define PCA9450_REGULATOR_DRIVER "pca9450_regulator"
  8. enum {
  9. PCA9450_REG_DEV_ID = 0x00,
  10. PCA9450_INT1 = 0x01,
  11. PCA9450_INT1_MSK = 0x02,
  12. PCA9450_STATUS1 = 0x03,
  13. PCA9450_STATUS2 = 0x04,
  14. PCA9450_PWRON_STAT = 0x05,
  15. PCA9450_SW_RST = 0x06,
  16. PCA9450_PWR_CTRL = 0x07,
  17. PCA9450_RESET_CTRL = 0x08,
  18. PCA9450_CONFIG1 = 0x09,
  19. PCA9450_CONFIG2 = 0x0A,
  20. PCA9450_BUCK123_DVS = 0x0C,
  21. PCA9450_BUCK1OUT_LIMIT = 0x0D,
  22. PCA9450_BUCK2OUT_LIMIT = 0x0E,
  23. PCA9450_BUCK3OUT_LIMIT = 0x0F,
  24. PCA9450_BUCK1CTRL = 0x10,
  25. PCA9450_BUCK1OUT_DVS0 = 0x11,
  26. PCA9450_BUCK1OUT_DVS1 = 0x12,
  27. PCA9450_BUCK2CTRL = 0x13,
  28. PCA9450_BUCK2OUT_DVS0 = 0x14,
  29. PCA9450_BUCK2OUT_DVS1 = 0x15,
  30. PCA9450_BUCK3CTRL = 0x16,
  31. PCA9450_BUCK3OUT_DVS0 = 0x17,
  32. PCA9450_BUCK3OUT_DVS1 = 0x18,
  33. PCA9450_BUCK4CTRL = 0x19,
  34. PCA9450_BUCK4OUT = 0x1A,
  35. PCA9450_BUCK5CTRL = 0x1B,
  36. PCA9450_BUCK5OUT = 0x1C,
  37. PCA9450_BUCK6CTRL = 0x1D,
  38. PCA9450_BUCK6OUT = 0x1E,
  39. PCA9450_LDO_AD_CTRL = 0x20,
  40. PCA9450_LDO1CTRL = 0x21,
  41. PCA9450_LDO2CTRL = 0x22,
  42. PCA9450_LDO3CTRL = 0x23,
  43. PCA9450_LDO4CTRL = 0x24,
  44. PCA9450_LDO5CTRL_L = 0x25,
  45. PCA9450_LDO5CTRL_H = 0x26,
  46. PCA9450_LOADSW_CTRL = 0x2A,
  47. PCA9450_VRFLT1_STS = 0x2B,
  48. PCA9450_VRFLT2_STS = 0x2C,
  49. PCA9450_VRFLT1_MASK = 0x2D,
  50. PCA9450_VRFLT2_MASK = 0x2E,
  51. PCA9450_REG_NUM,
  52. };
  53. int power_pca9450_init(unsigned char bus);
  54. #endif