mpc83xx.h 49 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2004-2007, 2010 Freescale Semiconductor, Inc.
  4. */
  5. #ifndef __MPC83XX_H__
  6. #define __MPC83XX_H__
  7. #include <config.h>
  8. #include <asm/fsl_lbc.h>
  9. #if defined(CONFIG_E300)
  10. #include <asm/e300.h>
  11. #endif
  12. /*
  13. * System reset offset (PowerPC standard)
  14. */
  15. #define EXC_OFF_SYS_RESET 0x0100
  16. #define _START_OFFSET EXC_OFF_SYS_RESET
  17. /*
  18. * IMMRBAR - Internal Memory Register Base Address
  19. */
  20. #ifndef CONFIG_DEFAULT_IMMR
  21. /* Default IMMR base address */
  22. #define CONFIG_DEFAULT_IMMR 0xFF400000
  23. #endif
  24. /* Register offset to immr */
  25. #define IMMRBAR 0x0000
  26. #define IMMRBAR_BASE_ADDR 0xFFF00000 /* Base addr. mask */
  27. #define IMMRBAR_RES ~(IMMRBAR_BASE_ADDR)
  28. /*
  29. * LAWBAR - Local Access Window Base Address Register
  30. */
  31. /* Register offset to immr */
  32. #define LBLAWBAR0 0x0020
  33. #define LBLAWAR0 0x0024
  34. #define LBLAWBAR1 0x0028
  35. #define LBLAWAR1 0x002C
  36. #define LBLAWBAR2 0x0030
  37. #define LBLAWAR2 0x0034
  38. #define LBLAWBAR3 0x0038
  39. #define LBLAWAR3 0x003C
  40. #define LAWBAR_BAR 0xFFFFF000 /* Base addr. mask */
  41. /*
  42. * SPRIDR - System Part and Revision ID Register
  43. */
  44. #define SPRIDR_PARTID 0xFFFF0000 /* Part Id */
  45. #define SPRIDR_REVID 0x0000FFFF /* Revision Id */
  46. #if defined(CONFIG_ARCH_MPC834X)
  47. #define REVID_MAJOR(spridr) ((spridr & 0x0000FF00) >> 8)
  48. #define REVID_MINOR(spridr) (spridr & 0x000000FF)
  49. #else
  50. #define REVID_MAJOR(spridr) ((spridr & 0x000000F0) >> 4)
  51. #define REVID_MINOR(spridr) (spridr & 0x0000000F)
  52. #endif
  53. #define PARTID_NO_E(spridr) ((spridr & 0xFFFE0000) >> 16)
  54. #define SPR_FAMILY(spridr) ((spridr & 0xFFF00000) >> 20)
  55. #define SPR_8308 0x8100
  56. #define SPR_8309 0x8110
  57. #define SPR_831X_FAMILY 0x80B
  58. #define SPR_8311 0x80B2
  59. #define SPR_8313 0x80B0
  60. #define SPR_8314 0x80B6
  61. #define SPR_8315 0x80B4
  62. #define SPR_832X_FAMILY 0x806
  63. #define SPR_8321 0x8066
  64. #define SPR_8323 0x8062
  65. #define SPR_834X_FAMILY 0x803
  66. #define SPR_8343 0x8036
  67. #define SPR_8347_TBGA_ 0x8032
  68. #define SPR_8347_PBGA_ 0x8034
  69. #define SPR_8349 0x8030
  70. #define SPR_836X_FAMILY 0x804
  71. #define SPR_8358_TBGA_ 0x804A
  72. #define SPR_8358_PBGA_ 0x804E
  73. #define SPR_8360 0x8048
  74. #define SPR_837X_FAMILY 0x80C
  75. #define SPR_8377 0x80C6
  76. #define SPR_8378 0x80C4
  77. #define SPR_8379 0x80C2
  78. /*
  79. * SPCR - System Priority Configuration Register
  80. */
  81. /* PCI Highest Priority Enable */
  82. #define SPCR_PCIHPE 0x10000000
  83. #define SPCR_PCIHPE_SHIFT (31-3)
  84. /* PCI bridge system bus request priority */
  85. #define SPCR_PCIPR 0x03000000
  86. #define SPCR_PCIPR_SHIFT (31-7)
  87. #define SPCR_OPT 0x00800000 /* Optimize */
  88. #define SPCR_OPT_SHIFT (31-8)
  89. /* E300 PowerPC core time base unit enable */
  90. #define SPCR_TBEN 0x00400000
  91. #define SPCR_TBEN_SHIFT (31-9)
  92. /* E300 PowerPC Core system bus request priority */
  93. #define SPCR_COREPR 0x00300000
  94. #define SPCR_COREPR_SHIFT (31-11)
  95. #if defined(CONFIG_ARCH_MPC834X)
  96. /* SPCR bits - MPC8349 specific */
  97. /* TSEC1 data priority */
  98. #define SPCR_TSEC1DP 0x00003000
  99. #define SPCR_TSEC1DP_SHIFT (31-19)
  100. /* TSEC1 buffer descriptor priority */
  101. #define SPCR_TSEC1BDP 0x00000C00
  102. #define SPCR_TSEC1BDP_SHIFT (31-21)
  103. /* TSEC1 emergency priority */
  104. #define SPCR_TSEC1EP 0x00000300
  105. #define SPCR_TSEC1EP_SHIFT (31-23)
  106. /* TSEC2 data priority */
  107. #define SPCR_TSEC2DP 0x00000030
  108. #define SPCR_TSEC2DP_SHIFT (31-27)
  109. /* TSEC2 buffer descriptor priority */
  110. #define SPCR_TSEC2BDP 0x0000000C
  111. #define SPCR_TSEC2BDP_SHIFT (31-29)
  112. /* TSEC2 emergency priority */
  113. #define SPCR_TSEC2EP 0x00000003
  114. #define SPCR_TSEC2EP_SHIFT (31-31)
  115. #elif defined(CONFIG_ARCH_MPC8308) || defined(CONFIG_ARCH_MPC831X) || \
  116. defined(CONFIG_ARCH_MPC837X)
  117. /* SPCR bits - MPC8308, MPC831x and MPC837X specific */
  118. /* TSEC data priority */
  119. #define SPCR_TSECDP 0x00003000
  120. #define SPCR_TSECDP_SHIFT (31-19)
  121. /* TSEC buffer descriptor priority */
  122. #define SPCR_TSECBDP 0x00000C00
  123. #define SPCR_TSECBDP_SHIFT (31-21)
  124. /* TSEC emergency priority */
  125. #define SPCR_TSECEP 0x00000300
  126. #define SPCR_TSECEP_SHIFT (31-23)
  127. #endif
  128. /* SICRL/H - System I/O Configuration Register Low/High
  129. */
  130. #if defined(CONFIG_ARCH_MPC834X)
  131. /* SICRL bits - MPC8349 specific */
  132. #define SICRL_LDP_A 0x80000000
  133. #define SICRL_USB1 0x40000000
  134. #define SICRL_USB0 0x20000000
  135. #define SICRL_UART 0x0C000000
  136. #define SICRL_GPIO1_A 0x02000000
  137. #define SICRL_GPIO1_B 0x01000000
  138. #define SICRL_GPIO1_C 0x00800000
  139. #define SICRL_GPIO1_D 0x00400000
  140. #define SICRL_GPIO1_E 0x00200000
  141. #define SICRL_GPIO1_F 0x00180000
  142. #define SICRL_GPIO1_G 0x00040000
  143. #define SICRL_GPIO1_H 0x00020000
  144. #define SICRL_GPIO1_I 0x00010000
  145. #define SICRL_GPIO1_J 0x00008000
  146. #define SICRL_GPIO1_K 0x00004000
  147. #define SICRL_GPIO1_L 0x00003000
  148. /* SICRH bits - MPC8349 specific */
  149. #define SICRH_DDR 0x80000000
  150. #define SICRH_TSEC1_A 0x10000000
  151. #define SICRH_TSEC1_B 0x08000000
  152. #define SICRH_TSEC1_C 0x04000000
  153. #define SICRH_TSEC1_D 0x02000000
  154. #define SICRH_TSEC1_E 0x01000000
  155. #define SICRH_TSEC1_F 0x00800000
  156. #define SICRH_TSEC2_A 0x00400000
  157. #define SICRH_TSEC2_B 0x00200000
  158. #define SICRH_TSEC2_C 0x00100000
  159. #define SICRH_TSEC2_D 0x00080000
  160. #define SICRH_TSEC2_E 0x00040000
  161. #define SICRH_TSEC2_F 0x00020000
  162. #define SICRH_TSEC2_G 0x00010000
  163. #define SICRH_TSEC2_H 0x00008000
  164. #define SICRH_GPIO2_A 0x00004000
  165. #define SICRH_GPIO2_B 0x00002000
  166. #define SICRH_GPIO2_C 0x00001000
  167. #define SICRH_GPIO2_D 0x00000800
  168. #define SICRH_GPIO2_E 0x00000400
  169. #define SICRH_GPIO2_F 0x00000200
  170. #define SICRH_GPIO2_G 0x00000180
  171. #define SICRH_GPIO2_H 0x00000060
  172. #define SICRH_TSOBI1 0x00000002
  173. #define SICRH_TSOBI2 0x00000001
  174. #elif defined(CONFIG_ARCH_MPC8360)
  175. /* SICRL bits - MPC8360 specific */
  176. #define SICRL_LDP_A 0xC0000000
  177. #define SICRL_LCLK_1 0x10000000
  178. #define SICRL_LCLK_2 0x08000000
  179. #define SICRL_SRCID_A 0x03000000
  180. #define SICRL_IRQ_CKSTP_A 0x00C00000
  181. /* SICRH bits - MPC8360 specific */
  182. #define SICRH_DDR 0x80000000
  183. #define SICRH_SECONDARY_DDR 0x40000000
  184. #define SICRH_SDDROE 0x20000000
  185. #define SICRH_IRQ3 0x10000000
  186. #define SICRH_UC1EOBI 0x00000004
  187. #define SICRH_UC2E1OBI 0x00000002
  188. #define SICRH_UC2E2OBI 0x00000001
  189. #elif defined(CONFIG_ARCH_MPC832X)
  190. /* SICRL bits - MPC832x specific */
  191. #define SICRL_LDP_LCS_A 0x80000000
  192. #define SICRL_IRQ_CKS 0x20000000
  193. #define SICRL_PCI_MSRC 0x10000000
  194. #define SICRL_URT_CTPR 0x06000000
  195. #define SICRL_IRQ_CTPR 0x00C00000
  196. #elif defined(CONFIG_ARCH_MPC8313)
  197. /* SICRL bits - MPC8313 specific */
  198. #define SICRL_LBC 0x30000000
  199. #define SICRL_UART 0x0C000000
  200. #define SICRL_SPI_A 0x03000000
  201. #define SICRL_SPI_B 0x00C00000
  202. #define SICRL_SPI_C 0x00300000
  203. #define SICRL_SPI_D 0x000C0000
  204. #define SICRL_USBDR_11 0x00000C00
  205. #define SICRL_USBDR_10 0x00000800
  206. #define SICRL_USBDR_01 0x00000400
  207. #define SICRL_USBDR_00 0x00000000
  208. #define SICRL_ETSEC1_A 0x0000000C
  209. #define SICRL_ETSEC2_A 0x00000003
  210. /* SICRH bits - MPC8313 specific */
  211. #define SICRH_INTR_A 0x02000000
  212. #define SICRH_INTR_B 0x00C00000
  213. #define SICRH_IIC 0x00300000
  214. #define SICRH_ETSEC2_B 0x000C0000
  215. #define SICRH_ETSEC2_C 0x00030000
  216. #define SICRH_ETSEC2_D 0x0000C000
  217. #define SICRH_ETSEC2_E 0x00003000
  218. #define SICRH_ETSEC2_F 0x00000C00
  219. #define SICRH_ETSEC2_G 0x00000300
  220. #define SICRH_ETSEC1_B 0x00000080
  221. #define SICRH_ETSEC1_C 0x00000060
  222. #define SICRH_GTX1_DLY 0x00000008
  223. #define SICRH_GTX2_DLY 0x00000004
  224. #define SICRH_TSOBI1 0x00000002
  225. #define SICRH_TSOBI2 0x00000001
  226. #elif defined(CONFIG_ARCH_MPC8315)
  227. /* SICRL bits - MPC8315 specific */
  228. #define SICRL_DMA_CH0 0xc0000000
  229. #define SICRL_DMA_SPI 0x30000000
  230. #define SICRL_UART 0x0c000000
  231. #define SICRL_IRQ4 0x02000000
  232. #define SICRL_IRQ5 0x01800000
  233. #define SICRL_IRQ6_7 0x00400000
  234. #define SICRL_IIC1 0x00300000
  235. #define SICRL_TDM 0x000c0000
  236. #define SICRL_TDM_SHARED 0x00030000
  237. #define SICRL_PCI_A 0x0000c000
  238. #define SICRL_ELBC_A 0x00003000
  239. #define SICRL_ETSEC1_A 0x000000c0
  240. #define SICRL_ETSEC1_B 0x00000030
  241. #define SICRL_ETSEC1_C 0x0000000c
  242. #define SICRL_TSEXPOBI 0x00000001
  243. /* SICRH bits - MPC8315 specific */
  244. #define SICRH_GPIO_0 0xc0000000
  245. #define SICRH_GPIO_1 0x30000000
  246. #define SICRH_GPIO_2 0x0c000000
  247. #define SICRH_GPIO_3 0x03000000
  248. #define SICRH_GPIO_4 0x00c00000
  249. #define SICRH_GPIO_5 0x00300000
  250. #define SICRH_GPIO_6 0x000c0000
  251. #define SICRH_GPIO_7 0x00030000
  252. #define SICRH_GPIO_8 0x0000c000
  253. #define SICRH_GPIO_9 0x00003000
  254. #define SICRH_GPIO_10 0x00000c00
  255. #define SICRH_GPIO_11 0x00000300
  256. #define SICRH_ETSEC2_A 0x000000c0
  257. #define SICRH_TSOBI1 0x00000002
  258. #define SICRH_TSOBI2 0x00000001
  259. #elif defined(CONFIG_ARCH_MPC837X)
  260. /* SICRL bits - MPC837X specific */
  261. #define SICRL_USB_A 0xC0000000
  262. #define SICRL_USB_B 0x30000000
  263. #define SICRL_USB_B_SD 0x20000000
  264. #define SICRL_UART 0x0C000000
  265. #define SICRL_GPIO_A 0x02000000
  266. #define SICRL_GPIO_B 0x01000000
  267. #define SICRL_GPIO_C 0x00800000
  268. #define SICRL_GPIO_D 0x00400000
  269. #define SICRL_GPIO_E 0x00200000
  270. #define SICRL_GPIO_F 0x00180000
  271. #define SICRL_GPIO_G 0x00040000
  272. #define SICRL_GPIO_H 0x00020000
  273. #define SICRL_GPIO_I 0x00010000
  274. #define SICRL_GPIO_J 0x00008000
  275. #define SICRL_GPIO_K 0x00004000
  276. #define SICRL_GPIO_L 0x00003000
  277. #define SICRL_DMA_A 0x00000800
  278. #define SICRL_DMA_B 0x00000400
  279. #define SICRL_DMA_C 0x00000200
  280. #define SICRL_DMA_D 0x00000100
  281. #define SICRL_DMA_E 0x00000080
  282. #define SICRL_DMA_F 0x00000040
  283. #define SICRL_DMA_G 0x00000020
  284. #define SICRL_DMA_H 0x00000010
  285. #define SICRL_DMA_I 0x00000008
  286. #define SICRL_DMA_J 0x00000004
  287. #define SICRL_LDP_A 0x00000002
  288. #define SICRL_LDP_B 0x00000001
  289. /* SICRH bits - MPC837X specific */
  290. #define SICRH_DDR 0x80000000
  291. #define SICRH_TSEC1_A 0x10000000
  292. #define SICRH_TSEC1_B 0x08000000
  293. #define SICRH_TSEC2_A 0x00400000
  294. #define SICRH_TSEC2_B 0x00200000
  295. #define SICRH_TSEC2_C 0x00100000
  296. #define SICRH_TSEC2_D 0x00080000
  297. #define SICRH_TSEC2_E 0x00040000
  298. #define SICRH_TMR 0x00010000
  299. #define SICRH_GPIO2_A 0x00008000
  300. #define SICRH_GPIO2_B 0x00004000
  301. #define SICRH_GPIO2_C 0x00002000
  302. #define SICRH_GPIO2_D 0x00001000
  303. #define SICRH_GPIO2_E 0x00000C00
  304. #define SICRH_GPIO2_E_SD 0x00000800
  305. #define SICRH_GPIO2_F 0x00000300
  306. #define SICRH_GPIO2_G 0x000000C0
  307. #define SICRH_GPIO2_H 0x00000030
  308. #define SICRH_SPI 0x00000003
  309. #define SICRH_SPI_SD 0x00000001
  310. #elif defined(CONFIG_ARCH_MPC8308)
  311. /* SICRL bits - MPC8308 specific */
  312. #define SICRL_SPI_PF0 (0 << 28)
  313. #define SICRL_SPI_PF1 (1 << 28)
  314. #define SICRL_SPI_PF3 (3 << 28)
  315. #define SICRL_UART_PF0 (0 << 26)
  316. #define SICRL_UART_PF1 (1 << 26)
  317. #define SICRL_UART_PF3 (3 << 26)
  318. #define SICRL_IRQ_PF0 (0 << 24)
  319. #define SICRL_IRQ_PF1 (1 << 24)
  320. #define SICRL_I2C2_PF0 (0 << 20)
  321. #define SICRL_I2C2_PF1 (1 << 20)
  322. #define SICRL_ETSEC1_TX_CLK (0 << 6)
  323. #define SICRL_ETSEC1_GTX_CLK125 (1 << 6)
  324. /* SICRH bits - MPC8308 specific */
  325. #define SICRH_ESDHC_A_SD (0 << 30)
  326. #define SICRH_ESDHC_A_GTM (1 << 30)
  327. #define SICRH_ESDHC_A_GPIO (3 << 30)
  328. #define SICRH_ESDHC_B_SD (0 << 28)
  329. #define SICRH_ESDHC_B_GTM (1 << 28)
  330. #define SICRH_ESDHC_B_GPIO (3 << 28)
  331. #define SICRH_ESDHC_C_SD (0 << 26)
  332. #define SICRH_ESDHC_C_GTM (1 << 26)
  333. #define SICRH_ESDHC_C_GPIO (3 << 26)
  334. #define SICRH_GPIO_A_GPIO (0 << 24)
  335. #define SICRH_GPIO_A_TSEC2 (1 << 24)
  336. #define SICRH_GPIO_B_GPIO (0 << 22)
  337. #define SICRH_GPIO_B_TSEC2_TX_CLK (1 << 22)
  338. #define SICRH_GPIO_B_TSEC2_GTX_CLK125 (2 << 22)
  339. #define SICRH_IEEE1588_A_TMR (1 << 20)
  340. #define SICRH_IEEE1588_A_GPIO (3 << 20)
  341. #define SICRH_USB (1 << 18)
  342. #define SICRH_GTM_GTM (1 << 16)
  343. #define SICRH_GTM_GPIO (3 << 16)
  344. #define SICRH_IEEE1588_B_TMR (1 << 14)
  345. #define SICRH_IEEE1588_B_GPIO (3 << 14)
  346. #define SICRH_ETSEC2_CRS (1 << 12)
  347. #define SICRH_ETSEC2_GPIO (3 << 12)
  348. #define SICRH_GPIOSEL_0 (0 << 8)
  349. #define SICRH_GPIOSEL_1 (1 << 8)
  350. #define SICRH_TMROBI_V3P3 (0 << 4)
  351. #define SICRH_TMROBI_V2P5 (1 << 4)
  352. #define SICRH_TSOBI1_V3P3 (0 << 1)
  353. #define SICRH_TSOBI1_V2P5 (1 << 1)
  354. #define SICRH_TSOBI2_V3P3 (0 << 0)
  355. #define SICRH_TSOBI2_V2P5 (1 << 0)
  356. #elif defined(CONFIG_ARCH_MPC8309)
  357. /* SICR_1 */
  358. #define SICR_1_UART1_UART1S (0 << (30-2))
  359. #define SICR_1_UART1_UART1RTS (1 << (30-2))
  360. #define SICR_1_I2C_I2C (0 << (30-4))
  361. #define SICR_1_I2C_CKSTOP (1 << (30-4))
  362. #define SICR_1_IRQ_A_IRQ (0 << (30-6))
  363. #define SICR_1_IRQ_A_MCP (1 << (30-6))
  364. #define SICR_1_IRQ_B_IRQ (0 << (30-8))
  365. #define SICR_1_IRQ_B_CKSTOP (1 << (30-8))
  366. #define SICR_1_GPIO_A_GPIO (0 << (30-10))
  367. #define SICR_1_GPIO_A_SD (2 << (30-10))
  368. #define SICR_1_GPIO_A_DDR (3 << (30-10))
  369. #define SICR_1_GPIO_B_GPIO (0 << (30-12))
  370. #define SICR_1_GPIO_B_SD (2 << (30-12))
  371. #define SICR_1_GPIO_B_QE (3 << (30-12))
  372. #define SICR_1_GPIO_C_GPIO (0 << (30-14))
  373. #define SICR_1_GPIO_C_CAN (1 << (30-14))
  374. #define SICR_1_GPIO_C_DDR (2 << (30-14))
  375. #define SICR_1_GPIO_C_LCS (3 << (30-14))
  376. #define SICR_1_GPIO_D_GPIO (0 << (30-16))
  377. #define SICR_1_GPIO_D_CAN (1 << (30-16))
  378. #define SICR_1_GPIO_D_DDR (2 << (30-16))
  379. #define SICR_1_GPIO_D_LCS (3 << (30-16))
  380. #define SICR_1_GPIO_E_GPIO (0 << (30-18))
  381. #define SICR_1_GPIO_E_CAN (1 << (30-18))
  382. #define SICR_1_GPIO_E_DDR (2 << (30-18))
  383. #define SICR_1_GPIO_E_LCS (3 << (30-18))
  384. #define SICR_1_GPIO_F_GPIO (0 << (30-20))
  385. #define SICR_1_GPIO_F_CAN (1 << (30-20))
  386. #define SICR_1_GPIO_F_CK (2 << (30-20))
  387. #define SICR_1_USB_A_USBDR (0 << (30-22))
  388. #define SICR_1_USB_A_UART2S (1 << (30-22))
  389. #define SICR_1_USB_B_USBDR (0 << (30-24))
  390. #define SICR_1_USB_B_UART2S (1 << (30-24))
  391. #define SICR_1_USB_B_UART2RTS (2 << (30-24))
  392. #define SICR_1_USB_C_USBDR (0 << (30-26))
  393. #define SICR_1_USB_C_QE_EXT (3 << (30-26))
  394. #define SICR_1_FEC1_FEC1 (0 << (30-28))
  395. #define SICR_1_FEC1_GTM (1 << (30-28))
  396. #define SICR_1_FEC1_GPIO (2 << (30-28))
  397. #define SICR_1_FEC2_FEC2 (0 << (30-30))
  398. #define SICR_1_FEC2_GTM (1 << (30-30))
  399. #define SICR_1_FEC2_GPIO (2 << (30-30))
  400. /* SICR_2 */
  401. #define SICR_2_FEC3_FEC3 (0 << (30-0))
  402. #define SICR_2_FEC3_TMR (1 << (30-0))
  403. #define SICR_2_FEC3_GPIO (2 << (30-0))
  404. #define SICR_2_HDLC1_A_HDLC1 (0 << (30-2))
  405. #define SICR_2_HDLC1_A_GPIO (1 << (30-2))
  406. #define SICR_2_HDLC1_A_TDM1 (2 << (30-2))
  407. #define SICR_2_ELBC_A_LA (0 << (30-4))
  408. #define SICR_2_ELBC_B_LCLK (0 << (30-6))
  409. #define SICR_2_HDLC2_A_HDLC2 (0 << (30-8))
  410. #define SICR_2_HDLC2_A_GPIO (0 << (30-8))
  411. #define SICR_2_HDLC2_A_TDM2 (0 << (30-8))
  412. /* bits 10-11 unused */
  413. #define SICR_2_USB_D_USBDR (0 << (30-12))
  414. #define SICR_2_USB_D_GPIO (2 << (30-12))
  415. #define SICR_2_USB_D_QE_BRG (3 << (30-12))
  416. #define SICR_2_PCI_PCI (0 << (30-14))
  417. #define SICR_2_PCI_CPCI_HS (2 << (30-14))
  418. #define SICR_2_HDLC1_B_HDLC1 (0 << (30-16))
  419. #define SICR_2_HDLC1_B_GPIO (1 << (30-16))
  420. #define SICR_2_HDLC1_B_QE_BRG (2 << (30-16))
  421. #define SICR_2_HDLC1_B_TDM1 (3 << (30-16))
  422. #define SICR_2_HDLC1_C_HDLC1 (0 << (30-18))
  423. #define SICR_2_HDLC1_C_GPIO (1 << (30-18))
  424. #define SICR_2_HDLC1_C_TDM1 (2 << (30-18))
  425. #define SICR_2_HDLC2_B_HDLC2 (0 << (30-20))
  426. #define SICR_2_HDLC2_B_GPIO (1 << (30-20))
  427. #define SICR_2_HDLC2_B_QE_BRG (2 << (30-20))
  428. #define SICR_2_HDLC2_B_TDM2 (3 << (30-20))
  429. #define SICR_2_HDLC2_C_HDLC2 (0 << (30-22))
  430. #define SICR_2_HDLC2_C_GPIO (1 << (30-22))
  431. #define SICR_2_HDLC2_C_TDM2 (2 << (30-22))
  432. #define SICR_2_HDLC2_C_QE_BRG (3 << (30-22))
  433. #define SICR_2_QUIESCE_B (0 << (30-24))
  434. #endif
  435. /*
  436. * SWCRR - System Watchdog Control Register
  437. */
  438. /* Register offset to immr */
  439. #define SWCRR 0x0204
  440. /* Software Watchdog Time Count */
  441. #define SWCRR_SWTC 0xFFFF0000
  442. /* Watchdog Enable bit */
  443. #define SWCRR_SWEN 0x00000004
  444. /* Software Watchdog Reset/Interrupt Select bit */
  445. #define SWCRR_SWRI 0x00000002
  446. /* Software Watchdog Counter Prescale bit */
  447. #define SWCRR_SWPR 0x00000001
  448. #define SWCRR_RES (~(SWCRR_SWTC | SWCRR_SWEN | \
  449. SWCRR_SWRI | SWCRR_SWPR))
  450. /*
  451. * SWCNR - System Watchdog Counter Register
  452. */
  453. /* Register offset to immr */
  454. #define SWCNR 0x0208
  455. /* Software Watchdog Count mask */
  456. #define SWCNR_SWCN 0x0000FFFF
  457. #define SWCNR_RES ~(SWCNR_SWCN)
  458. /*
  459. * SWSRR - System Watchdog Service Register
  460. */
  461. /* Register offset to immr */
  462. #define SWSRR 0x020E
  463. /*
  464. * ACR - Arbiter Configuration Register
  465. */
  466. #define ACR_COREDIS 0x10000000 /* Core disable */
  467. #define ACR_COREDIS_SHIFT (31-7)
  468. #define ACR_PIPE_DEP 0x00070000 /* Pipeline depth */
  469. #define ACR_PIPE_DEP_SHIFT (31-15)
  470. #define ACR_PCI_RPTCNT 0x00007000 /* PCI repeat count */
  471. #define ACR_PCI_RPTCNT_SHIFT (31-19)
  472. #define ACR_RPTCNT 0x00000700 /* Repeat count */
  473. #define ACR_RPTCNT_SHIFT (31-23)
  474. #define ACR_APARK 0x00000030 /* Address parking */
  475. #define ACR_APARK_SHIFT (31-27)
  476. #define ACR_PARKM 0x0000000F /* Parking master */
  477. #define ACR_PARKM_SHIFT (31-31)
  478. /*
  479. * ATR - Arbiter Timers Register
  480. */
  481. #define ATR_DTO 0x00FF0000 /* Data time out */
  482. #define ATR_DTO_SHIFT 16
  483. #define ATR_ATO 0x000000FF /* Address time out */
  484. #define ATR_ATO_SHIFT 0
  485. /*
  486. * AER - Arbiter Event Register
  487. */
  488. #define AER_ETEA 0x00000020 /* Transfer error */
  489. /* Reserved transfer type */
  490. #define AER_RES 0x00000010
  491. /* External control word transfer type */
  492. #define AER_ECW 0x00000008
  493. /* Address Only transfer type */
  494. #define AER_AO 0x00000004
  495. #define AER_DTO 0x00000002 /* Data time out */
  496. #define AER_ATO 0x00000001 /* Address time out */
  497. /*
  498. * AEATR - Arbiter Event Address Register
  499. */
  500. #define AEATR_EVENT 0x07000000 /* Event type */
  501. #define AEATR_EVENT_SHIFT 24
  502. #define AEATR_MSTR_ID 0x001F0000 /* Master Id */
  503. #define AEATR_MSTR_ID_SHIFT 16
  504. #define AEATR_TBST 0x00000800 /* Transfer burst */
  505. #define AEATR_TBST_SHIFT 11
  506. #define AEATR_TSIZE 0x00000700 /* Transfer Size */
  507. #define AEATR_TSIZE_SHIFT 8
  508. #define AEATR_TTYPE 0x0000001F /* Transfer Type */
  509. #define AEATR_TTYPE_SHIFT 0
  510. /*
  511. * HRCWL - Hard Reset Configuration Word Low
  512. */
  513. #define HRCWL_LBIUCM 0x80000000
  514. #define HRCWL_LBIUCM_SHIFT 31
  515. #define HRCWL_LCL_BUS_TO_SCB_CLK_1X1 0x00000000
  516. #define HRCWL_LCL_BUS_TO_SCB_CLK_2X1 0x80000000
  517. #define HRCWL_DDRCM 0x40000000
  518. #define HRCWL_DDRCM_SHIFT 30
  519. #define HRCWL_DDR_TO_SCB_CLK_1X1 0x00000000
  520. #define HRCWL_DDR_TO_SCB_CLK_2X1 0x40000000
  521. #define HRCWL_SPMF 0x0f000000
  522. #define HRCWL_SPMF_SHIFT 24
  523. #define HRCWL_CSB_TO_CLKIN_16X1 0x00000000
  524. #define HRCWL_CSB_TO_CLKIN_1X1 0x01000000
  525. #define HRCWL_CSB_TO_CLKIN_2X1 0x02000000
  526. #define HRCWL_CSB_TO_CLKIN_3X1 0x03000000
  527. #define HRCWL_CSB_TO_CLKIN_4X1 0x04000000
  528. #define HRCWL_CSB_TO_CLKIN_5X1 0x05000000
  529. #define HRCWL_CSB_TO_CLKIN_6X1 0x06000000
  530. #define HRCWL_CSB_TO_CLKIN_7X1 0x07000000
  531. #define HRCWL_CSB_TO_CLKIN_8X1 0x08000000
  532. #define HRCWL_CSB_TO_CLKIN_9X1 0x09000000
  533. #define HRCWL_CSB_TO_CLKIN_10X1 0x0A000000
  534. #define HRCWL_CSB_TO_CLKIN_11X1 0x0B000000
  535. #define HRCWL_CSB_TO_CLKIN_12X1 0x0C000000
  536. #define HRCWL_CSB_TO_CLKIN_13X1 0x0D000000
  537. #define HRCWL_CSB_TO_CLKIN_14X1 0x0E000000
  538. #define HRCWL_CSB_TO_CLKIN_15X1 0x0F000000
  539. #define HRCWL_VCO_BYPASS 0x00000000
  540. #define HRCWL_VCO_1X2 0x00000000
  541. #define HRCWL_VCO_1X4 0x00200000
  542. #define HRCWL_VCO_1X8 0x00400000
  543. #define HRCWL_COREPLL 0x007F0000
  544. #define HRCWL_COREPLL_SHIFT 16
  545. #define HRCWL_CORE_TO_CSB_BYPASS 0x00000000
  546. #define HRCWL_CORE_TO_CSB_1X1 0x00020000
  547. #define HRCWL_CORE_TO_CSB_1_5X1 0x00030000
  548. #define HRCWL_CORE_TO_CSB_2X1 0x00040000
  549. #define HRCWL_CORE_TO_CSB_2_5X1 0x00050000
  550. #define HRCWL_CORE_TO_CSB_3X1 0x00060000
  551. #if defined(CONFIG_ARCH_MPC8360) || defined(CONFIG_ARCH_MPC832X)
  552. #define HRCWL_CEVCOD 0x000000C0
  553. #define HRCWL_CEVCOD_SHIFT 6
  554. #define HRCWL_CE_PLL_VCO_DIV_4 0x00000000
  555. #define HRCWL_CE_PLL_VCO_DIV_8 0x00000040
  556. #define HRCWL_CE_PLL_VCO_DIV_2 0x00000080
  557. #define HRCWL_CEPDF 0x00000020
  558. #define HRCWL_CEPDF_SHIFT 5
  559. #define HRCWL_CE_PLL_DIV_1X1 0x00000000
  560. #define HRCWL_CE_PLL_DIV_2X1 0x00000020
  561. #define HRCWL_CEPMF 0x0000001F
  562. #define HRCWL_CEPMF_SHIFT 0
  563. #define HRCWL_CE_TO_PLL_1X16_ 0x00000000
  564. #define HRCWL_CE_TO_PLL_1X2 0x00000002
  565. #define HRCWL_CE_TO_PLL_1X3 0x00000003
  566. #define HRCWL_CE_TO_PLL_1X4 0x00000004
  567. #define HRCWL_CE_TO_PLL_1X5 0x00000005
  568. #define HRCWL_CE_TO_PLL_1X6 0x00000006
  569. #define HRCWL_CE_TO_PLL_1X7 0x00000007
  570. #define HRCWL_CE_TO_PLL_1X8 0x00000008
  571. #define HRCWL_CE_TO_PLL_1X9 0x00000009
  572. #define HRCWL_CE_TO_PLL_1X10 0x0000000A
  573. #define HRCWL_CE_TO_PLL_1X11 0x0000000B
  574. #define HRCWL_CE_TO_PLL_1X12 0x0000000C
  575. #define HRCWL_CE_TO_PLL_1X13 0x0000000D
  576. #define HRCWL_CE_TO_PLL_1X14 0x0000000E
  577. #define HRCWL_CE_TO_PLL_1X15 0x0000000F
  578. #define HRCWL_CE_TO_PLL_1X16 0x00000010
  579. #define HRCWL_CE_TO_PLL_1X17 0x00000011
  580. #define HRCWL_CE_TO_PLL_1X18 0x00000012
  581. #define HRCWL_CE_TO_PLL_1X19 0x00000013
  582. #define HRCWL_CE_TO_PLL_1X20 0x00000014
  583. #define HRCWL_CE_TO_PLL_1X21 0x00000015
  584. #define HRCWL_CE_TO_PLL_1X22 0x00000016
  585. #define HRCWL_CE_TO_PLL_1X23 0x00000017
  586. #define HRCWL_CE_TO_PLL_1X24 0x00000018
  587. #define HRCWL_CE_TO_PLL_1X25 0x00000019
  588. #define HRCWL_CE_TO_PLL_1X26 0x0000001A
  589. #define HRCWL_CE_TO_PLL_1X27 0x0000001B
  590. #define HRCWL_CE_TO_PLL_1X28 0x0000001C
  591. #define HRCWL_CE_TO_PLL_1X29 0x0000001D
  592. #define HRCWL_CE_TO_PLL_1X30 0x0000001E
  593. #define HRCWL_CE_TO_PLL_1X31 0x0000001F
  594. #elif defined(CONFIG_ARCH_MPC8308) || defined(CONFIG_ARCH_MPC8315)
  595. #define HRCWL_SVCOD 0x30000000
  596. #define HRCWL_SVCOD_SHIFT 28
  597. #define HRCWL_SVCOD_DIV_2 0x00000000
  598. #define HRCWL_SVCOD_DIV_4 0x10000000
  599. #define HRCWL_SVCOD_DIV_8 0x20000000
  600. #define HRCWL_SVCOD_DIV_1 0x30000000
  601. #elif defined(CONFIG_ARCH_MPC837X)
  602. #define HRCWL_SVCOD 0x30000000
  603. #define HRCWL_SVCOD_SHIFT 28
  604. #define HRCWL_SVCOD_DIV_4 0x00000000
  605. #define HRCWL_SVCOD_DIV_8 0x10000000
  606. #define HRCWL_SVCOD_DIV_2 0x20000000
  607. #define HRCWL_SVCOD_DIV_1 0x30000000
  608. #elif defined(CONFIG_ARCH_MPC8309)
  609. #define HRCWL_CEVCOD 0x000000C0
  610. #define HRCWL_CEVCOD_SHIFT 6
  611. /*
  612. * According to Errata MPC8309RMAD, Rev. 0.2, 9/2012
  613. * these are different than with 8360, 832x
  614. */
  615. #define HRCWL_CE_PLL_VCO_DIV_2 0x00000000
  616. #define HRCWL_CE_PLL_VCO_DIV_4 0x00000040
  617. #define HRCWL_CE_PLL_VCO_DIV_8 0x00000080
  618. #define HRCWL_CEPDF 0x00000020
  619. #define HRCWL_CEPDF_SHIFT 5
  620. #define HRCWL_CE_PLL_DIV_1X1 0x00000000
  621. #define HRCWL_CE_PLL_DIV_2X1 0x00000020
  622. #define HRCWL_CEPMF 0x0000001F
  623. #define HRCWL_CEPMF_SHIFT 0
  624. #define HRCWL_CE_TO_PLL_1X16_ 0x00000000
  625. #define HRCWL_CE_TO_PLL_1X2 0x00000002
  626. #define HRCWL_CE_TO_PLL_1X3 0x00000003
  627. #define HRCWL_CE_TO_PLL_1X4 0x00000004
  628. #define HRCWL_CE_TO_PLL_1X5 0x00000005
  629. #define HRCWL_CE_TO_PLL_1X6 0x00000006
  630. #define HRCWL_CE_TO_PLL_1X7 0x00000007
  631. #define HRCWL_CE_TO_PLL_1X8 0x00000008
  632. #define HRCWL_CE_TO_PLL_1X9 0x00000009
  633. #define HRCWL_CE_TO_PLL_1X10 0x0000000A
  634. #define HRCWL_CE_TO_PLL_1X11 0x0000000B
  635. #define HRCWL_CE_TO_PLL_1X12 0x0000000C
  636. #define HRCWL_CE_TO_PLL_1X13 0x0000000D
  637. #define HRCWL_CE_TO_PLL_1X14 0x0000000E
  638. #define HRCWL_CE_TO_PLL_1X15 0x0000000F
  639. #define HRCWL_CE_TO_PLL_1X16 0x00000010
  640. #define HRCWL_CE_TO_PLL_1X17 0x00000011
  641. #define HRCWL_CE_TO_PLL_1X18 0x00000012
  642. #define HRCWL_CE_TO_PLL_1X19 0x00000013
  643. #define HRCWL_CE_TO_PLL_1X20 0x00000014
  644. #define HRCWL_CE_TO_PLL_1X21 0x00000015
  645. #define HRCWL_CE_TO_PLL_1X22 0x00000016
  646. #define HRCWL_CE_TO_PLL_1X23 0x00000017
  647. #define HRCWL_CE_TO_PLL_1X24 0x00000018
  648. #define HRCWL_CE_TO_PLL_1X25 0x00000019
  649. #define HRCWL_CE_TO_PLL_1X26 0x0000001A
  650. #define HRCWL_CE_TO_PLL_1X27 0x0000001B
  651. #define HRCWL_CE_TO_PLL_1X28 0x0000001C
  652. #define HRCWL_CE_TO_PLL_1X29 0x0000001D
  653. #define HRCWL_CE_TO_PLL_1X30 0x0000001E
  654. #define HRCWL_CE_TO_PLL_1X31 0x0000001F
  655. #define HRCWL_SVCOD 0x30000000
  656. #define HRCWL_SVCOD_SHIFT 28
  657. #define HRCWL_SVCOD_DIV_2 0x00000000
  658. #define HRCWL_SVCOD_DIV_4 0x10000000
  659. #define HRCWL_SVCOD_DIV_8 0x20000000
  660. #define HRCWL_SVCOD_DIV_1 0x30000000
  661. #endif
  662. /*
  663. * HRCWH - Hardware Reset Configuration Word High
  664. */
  665. #define HRCWH_PCI_HOST 0x80000000
  666. #define HRCWH_PCI_HOST_SHIFT 31
  667. #define HRCWH_PCI_AGENT 0x00000000
  668. #if defined(CONFIG_ARCH_MPC834X)
  669. #define HRCWH_32_BIT_PCI 0x00000000
  670. #define HRCWH_64_BIT_PCI 0x40000000
  671. #endif
  672. #define HRCWH_PCI1_ARBITER_DISABLE 0x00000000
  673. #define HRCWH_PCI1_ARBITER_ENABLE 0x20000000
  674. #define HRCWH_PCI_ARBITER_DISABLE 0x00000000
  675. #define HRCWH_PCI_ARBITER_ENABLE 0x20000000
  676. #if defined(CONFIG_ARCH_MPC834X)
  677. #define HRCWH_PCI2_ARBITER_DISABLE 0x00000000
  678. #define HRCWH_PCI2_ARBITER_ENABLE 0x10000000
  679. #elif defined(CONFIG_ARCH_MPC8360)
  680. #define HRCWH_PCICKDRV_DISABLE 0x00000000
  681. #define HRCWH_PCICKDRV_ENABLE 0x10000000
  682. #endif
  683. #define HRCWH_CORE_DISABLE 0x08000000
  684. #define HRCWH_CORE_ENABLE 0x00000000
  685. #define HRCWH_FROM_0X00000100 0x00000000
  686. #define HRCWH_FROM_0XFFF00100 0x04000000
  687. #define HRCWH_BOOTSEQ_DISABLE 0x00000000
  688. #define HRCWH_BOOTSEQ_NORMAL 0x01000000
  689. #define HRCWH_BOOTSEQ_EXTENDED 0x02000000
  690. #define HRCWH_SW_WATCHDOG_DISABLE 0x00000000
  691. #define HRCWH_SW_WATCHDOG_ENABLE 0x00800000
  692. #define HRCWH_ROM_LOC_DDR_SDRAM 0x00000000
  693. #define HRCWH_ROM_LOC_PCI1 0x00100000
  694. #if defined(CONFIG_ARCH_MPC834X)
  695. #define HRCWH_ROM_LOC_PCI2 0x00200000
  696. #endif
  697. #if defined(CONFIG_ARCH_MPC837X)
  698. #define HRCWH_ROM_LOC_ON_CHIP_ROM 0x00300000
  699. #endif
  700. #define HRCWH_ROM_LOC_LOCAL_8BIT 0x00500000
  701. #define HRCWH_ROM_LOC_LOCAL_16BIT 0x00600000
  702. #define HRCWH_ROM_LOC_LOCAL_32BIT 0x00700000
  703. #if defined(CONFIG_ARCH_MPC8308) || defined(CONFIG_ARCH_MPC831X) || \
  704. defined(CONFIG_ARCH_MPC837X)
  705. #define HRCWH_ROM_LOC_NAND_SP_8BIT 0x00100000
  706. #define HRCWH_ROM_LOC_NAND_SP_16BIT 0x00200000
  707. #define HRCWH_ROM_LOC_NAND_LP_8BIT 0x00500000
  708. #define HRCWH_ROM_LOC_NAND_LP_16BIT 0x00600000
  709. #define HRCWH_RL_EXT_LEGACY 0x00000000
  710. #define HRCWH_RL_EXT_NAND 0x00040000
  711. #define HRCWH_TSEC1M_MASK 0x0000E000
  712. #define HRCWH_TSEC1M_IN_MII 0x00000000
  713. #define HRCWH_TSEC1M_IN_RMII 0x00002000
  714. #define HRCWH_TSEC1M_IN_RGMII 0x00006000
  715. #define HRCWH_TSEC1M_IN_RTBI 0x0000A000
  716. #define HRCWH_TSEC1M_IN_SGMII 0x0000C000
  717. #define HRCWH_TSEC2M_MASK 0x00001C00
  718. #define HRCWH_TSEC2M_IN_MII 0x00000000
  719. #define HRCWH_TSEC2M_IN_RMII 0x00000400
  720. #define HRCWH_TSEC2M_IN_RGMII 0x00000C00
  721. #define HRCWH_TSEC2M_IN_RTBI 0x00001400
  722. #define HRCWH_TSEC2M_IN_SGMII 0x00001800
  723. #endif
  724. #if defined(CONFIG_ARCH_MPC834X)
  725. #define HRCWH_TSEC1M_IN_RGMII 0x00000000
  726. #define HRCWH_TSEC1M_IN_RTBI 0x00004000
  727. #define HRCWH_TSEC1M_IN_GMII 0x00008000
  728. #define HRCWH_TSEC1M_IN_TBI 0x0000C000
  729. #define HRCWH_TSEC2M_IN_RGMII 0x00000000
  730. #define HRCWH_TSEC2M_IN_RTBI 0x00001000
  731. #define HRCWH_TSEC2M_IN_GMII 0x00002000
  732. #define HRCWH_TSEC2M_IN_TBI 0x00003000
  733. #endif
  734. #if defined(CONFIG_ARCH_MPC8360)
  735. #define HRCWH_SECONDARY_DDR_DISABLE 0x00000000
  736. #define HRCWH_SECONDARY_DDR_ENABLE 0x00000010
  737. #endif
  738. #define HRCWH_BIG_ENDIAN 0x00000000
  739. #define HRCWH_LITTLE_ENDIAN 0x00000008
  740. #define HRCWH_LALE_NORMAL 0x00000000
  741. #define HRCWH_LALE_EARLY 0x00000004
  742. #define HRCWH_LDP_SET 0x00000000
  743. #define HRCWH_LDP_CLEAR 0x00000002
  744. /*
  745. * RSR - Reset Status Register
  746. */
  747. #if defined(CONFIG_ARCH_MPC8308) || defined(CONFIG_ARCH_MPC831X) || \
  748. defined(CONFIG_ARCH_MPC837X)
  749. #define RSR_RSTSRC 0xF0000000 /* Reset source */
  750. #define RSR_RSTSRC_SHIFT 28
  751. #else
  752. #define RSR_RSTSRC 0xE0000000 /* Reset source */
  753. #define RSR_RSTSRC_SHIFT 29
  754. #endif
  755. #define RSR_BSF 0x00010000 /* Boot seq. fail */
  756. #define RSR_BSF_SHIFT 16
  757. /* software soft reset */
  758. #define RSR_SWSR 0x00002000
  759. #define RSR_SWSR_SHIFT 13
  760. /* software hard reset */
  761. #define RSR_SWHR 0x00001000
  762. #define RSR_SWHR_SHIFT 12
  763. #define RSR_JHRS 0x00000200 /* jtag hreset */
  764. #define RSR_JHRS_SHIFT 9
  765. /* jtag sreset status */
  766. #define RSR_JSRS 0x00000100
  767. #define RSR_JSRS_SHIFT 8
  768. /* checkstop reset status */
  769. #define RSR_CSHR 0x00000010
  770. #define RSR_CSHR_SHIFT 4
  771. /* software watchdog reset status */
  772. #define RSR_SWRS 0x00000008
  773. #define RSR_SWRS_SHIFT 3
  774. /* bus monitop reset status */
  775. #define RSR_BMRS 0x00000004
  776. #define RSR_BMRS_SHIFT 2
  777. #define RSR_SRS 0x00000002 /* soft reset status */
  778. #define RSR_SRS_SHIFT 1
  779. #define RSR_HRS 0x00000001 /* hard reset status */
  780. #define RSR_HRS_SHIFT 0
  781. #define RSR_RES (~(RSR_RSTSRC | RSR_BSF | RSR_SWSR | \
  782. RSR_SWHR | RSR_JHRS | \
  783. RSR_JSRS | RSR_CSHR | \
  784. RSR_SWRS | RSR_BMRS | \
  785. RSR_SRS | RSR_HRS))
  786. /*
  787. * RMR - Reset Mode Register
  788. */
  789. /* checkstop reset enable */
  790. #define RMR_CSRE 0x00000001
  791. #define RMR_CSRE_SHIFT 0
  792. #define RMR_RES ~(RMR_CSRE)
  793. /*
  794. * RCR - Reset Control Register
  795. */
  796. /* software hard reset */
  797. #define RCR_SWHR 0x00000002
  798. /* software soft reset */
  799. #define RCR_SWSR 0x00000001
  800. #define RCR_RES ~(RCR_SWHR | RCR_SWSR)
  801. /*
  802. * RCER - Reset Control Enable Register
  803. */
  804. /* software hard reset */
  805. #define RCER_CRE 0x00000001
  806. #define RCER_RES ~(RCER_CRE)
  807. /*
  808. * SPMR - System PLL Mode Register
  809. */
  810. #define SPMR_LBIUCM 0x80000000
  811. #define SPMR_LBIUCM_SHIFT 31
  812. #define SPMR_DDRCM 0x40000000
  813. #define SPMR_DDRCM_SHIFT 30
  814. #define SPMR_SPMF 0x0F000000
  815. #define SPMR_SPMF_SHIFT 24
  816. #define SPMR_CKID 0x00800000
  817. #define SPMR_CKID_SHIFT 23
  818. #define SPMR_COREPLL 0x007F0000
  819. #define SPMR_COREPLL_SHIFT 16
  820. #define SPMR_CEVCOD 0x000000C0
  821. #define SPMR_CEVCOD_SHIFT 6
  822. #define SPMR_CEPDF 0x00000020
  823. #define SPMR_CEPDF_SHIFT 5
  824. #define SPMR_CEPMF 0x0000001F
  825. #define SPMR_CEPMF_SHIFT 0
  826. /*
  827. * OCCR - Output Clock Control Register
  828. */
  829. #define OCCR_PCICOE0 0x80000000
  830. #define OCCR_PCICOE1 0x40000000
  831. #define OCCR_PCICOE2 0x20000000
  832. #define OCCR_PCICOE3 0x10000000
  833. #define OCCR_PCICOE4 0x08000000
  834. #define OCCR_PCICOE5 0x04000000
  835. #define OCCR_PCICOE6 0x02000000
  836. #define OCCR_PCICOE7 0x01000000
  837. #define OCCR_PCICD0 0x00800000
  838. #define OCCR_PCICD1 0x00400000
  839. #define OCCR_PCICD2 0x00200000
  840. #define OCCR_PCICD3 0x00100000
  841. #define OCCR_PCICD4 0x00080000
  842. #define OCCR_PCICD5 0x00040000
  843. #define OCCR_PCICD6 0x00020000
  844. #define OCCR_PCICD7 0x00010000
  845. #define OCCR_PCI1CR 0x00000002
  846. #define OCCR_PCI2CR 0x00000001
  847. #define OCCR_PCICR OCCR_PCI1CR
  848. /*
  849. * SCCR - System Clock Control Register
  850. */
  851. #define SCCR_ENCCM 0x03000000
  852. #define SCCR_ENCCM_SHIFT 24
  853. #define SCCR_ENCCM_0 0x00000000
  854. #define SCCR_ENCCM_1 0x01000000
  855. #define SCCR_ENCCM_2 0x02000000
  856. #define SCCR_ENCCM_3 0x03000000
  857. #define SCCR_PCICM 0x00010000
  858. #define SCCR_PCICM_SHIFT 16
  859. #if defined(CONFIG_ARCH_MPC834X)
  860. /* SCCR bits - MPC834X specific */
  861. #define SCCR_TSEC1CM 0xc0000000
  862. #define SCCR_TSEC1CM_SHIFT 30
  863. #define SCCR_TSEC1CM_0 0x00000000
  864. #define SCCR_TSEC1CM_1 0x40000000
  865. #define SCCR_TSEC1CM_2 0x80000000
  866. #define SCCR_TSEC1CM_3 0xC0000000
  867. #define SCCR_TSEC2CM 0x30000000
  868. #define SCCR_TSEC2CM_SHIFT 28
  869. #define SCCR_TSEC2CM_0 0x00000000
  870. #define SCCR_TSEC2CM_1 0x10000000
  871. #define SCCR_TSEC2CM_2 0x20000000
  872. #define SCCR_TSEC2CM_3 0x30000000
  873. /* The MPH must have the same clock ratio as DR, unless its clock disabled */
  874. #define SCCR_USBMPHCM 0x00c00000
  875. #define SCCR_USBMPHCM_SHIFT 22
  876. #define SCCR_USBDRCM 0x00300000
  877. #define SCCR_USBDRCM_SHIFT 20
  878. #define SCCR_USBCM 0x00f00000
  879. #define SCCR_USBCM_SHIFT 20
  880. #define SCCR_USBCM_0 0x00000000
  881. #define SCCR_USBCM_1 0x00500000
  882. #define SCCR_USBCM_2 0x00A00000
  883. #define SCCR_USBCM_3 0x00F00000
  884. #elif defined(CONFIG_ARCH_MPC8313)
  885. /* TSEC1 bits are for TSEC2 as well */
  886. #define SCCR_TSEC1CM 0xc0000000
  887. #define SCCR_TSEC1CM_SHIFT 30
  888. #define SCCR_TSEC1CM_0 0x00000000
  889. #define SCCR_TSEC1CM_1 0x40000000
  890. #define SCCR_TSEC1CM_2 0x80000000
  891. #define SCCR_TSEC1CM_3 0xC0000000
  892. #define SCCR_TSEC1ON 0x20000000
  893. #define SCCR_TSEC1ON_SHIFT 29
  894. #define SCCR_TSEC2ON 0x10000000
  895. #define SCCR_TSEC2ON_SHIFT 28
  896. #define SCCR_USBDRCM 0x00300000
  897. #define SCCR_USBDRCM_SHIFT 20
  898. #define SCCR_USBDRCM_0 0x00000000
  899. #define SCCR_USBDRCM_1 0x00100000
  900. #define SCCR_USBDRCM_2 0x00200000
  901. #define SCCR_USBDRCM_3 0x00300000
  902. #elif defined(CONFIG_ARCH_MPC8308) || defined(CONFIG_ARCH_MPC8315)
  903. /* SCCR bits - MPC8315/MPC8308 specific */
  904. #define SCCR_TSEC1CM 0xc0000000
  905. #define SCCR_TSEC1CM_SHIFT 30
  906. #define SCCR_TSEC1CM_0 0x00000000
  907. #define SCCR_TSEC1CM_1 0x40000000
  908. #define SCCR_TSEC1CM_2 0x80000000
  909. #define SCCR_TSEC1CM_3 0xC0000000
  910. #define SCCR_TSEC2CM 0x30000000
  911. #define SCCR_TSEC2CM_SHIFT 28
  912. #define SCCR_TSEC2CM_0 0x00000000
  913. #define SCCR_TSEC2CM_1 0x10000000
  914. #define SCCR_TSEC2CM_2 0x20000000
  915. #define SCCR_TSEC2CM_3 0x30000000
  916. #define SCCR_SDHCCM 0x0c000000
  917. #define SCCR_SDHCCM_SHIFT 26
  918. #define SCCR_SDHCCM_0 0x00000000
  919. #define SCCR_SDHCCM_1 0x04000000
  920. #define SCCR_SDHCCM_2 0x08000000
  921. #define SCCR_SDHCCM_3 0x0c000000
  922. #define SCCR_USBDRCM 0x00c00000
  923. #define SCCR_USBDRCM_SHIFT 22
  924. #define SCCR_USBDRCM_0 0x00000000
  925. #define SCCR_USBDRCM_1 0x00400000
  926. #define SCCR_USBDRCM_2 0x00800000
  927. #define SCCR_USBDRCM_3 0x00c00000
  928. #define SCCR_SATA1CM 0x00003000
  929. #define SCCR_SATA1CM_SHIFT 12
  930. #define SCCR_SATACM 0x00003c00
  931. #define SCCR_SATACM_SHIFT 10
  932. #define SCCR_SATACM_0 0x00000000
  933. #define SCCR_SATACM_1 0x00001400
  934. #define SCCR_SATACM_2 0x00002800
  935. #define SCCR_SATACM_3 0x00003c00
  936. #define SCCR_TDMCM 0x00000030
  937. #define SCCR_TDMCM_SHIFT 4
  938. #define SCCR_TDMCM_0 0x00000000
  939. #define SCCR_TDMCM_1 0x00000010
  940. #define SCCR_TDMCM_2 0x00000020
  941. #define SCCR_TDMCM_3 0x00000030
  942. #elif defined(CONFIG_ARCH_MPC837X)
  943. /* SCCR bits - MPC837X specific */
  944. #define SCCR_TSEC1CM 0xc0000000
  945. #define SCCR_TSEC1CM_SHIFT 30
  946. #define SCCR_TSEC1CM_0 0x00000000
  947. #define SCCR_TSEC1CM_1 0x40000000
  948. #define SCCR_TSEC1CM_2 0x80000000
  949. #define SCCR_TSEC1CM_3 0xC0000000
  950. #define SCCR_TSEC2CM 0x30000000
  951. #define SCCR_TSEC2CM_SHIFT 28
  952. #define SCCR_TSEC2CM_0 0x00000000
  953. #define SCCR_TSEC2CM_1 0x10000000
  954. #define SCCR_TSEC2CM_2 0x20000000
  955. #define SCCR_TSEC2CM_3 0x30000000
  956. #define SCCR_SDHCCM 0x0c000000
  957. #define SCCR_SDHCCM_SHIFT 26
  958. #define SCCR_SDHCCM_0 0x00000000
  959. #define SCCR_SDHCCM_1 0x04000000
  960. #define SCCR_SDHCCM_2 0x08000000
  961. #define SCCR_SDHCCM_3 0x0c000000
  962. #define SCCR_USBDRCM 0x00c00000
  963. #define SCCR_USBDRCM_SHIFT 22
  964. #define SCCR_USBDRCM_0 0x00000000
  965. #define SCCR_USBDRCM_1 0x00400000
  966. #define SCCR_USBDRCM_2 0x00800000
  967. #define SCCR_USBDRCM_3 0x00c00000
  968. /* All of the four SATA controllers must have the same clock ratio */
  969. #define SCCR_SATA1CM 0x000000c0
  970. #define SCCR_SATA1CM_SHIFT 6
  971. #define SCCR_SATACM 0x000000ff
  972. #define SCCR_SATACM_SHIFT 0
  973. #define SCCR_SATACM_0 0x00000000
  974. #define SCCR_SATACM_1 0x00000055
  975. #define SCCR_SATACM_2 0x000000aa
  976. #define SCCR_SATACM_3 0x000000ff
  977. #elif defined(CONFIG_ARCH_MPC8309)
  978. /* SCCR bits - MPC8309 specific */
  979. #define SCCR_SDHCCM 0x0c000000
  980. #define SCCR_SDHCCM_SHIFT 26
  981. #define SCCR_SDHCCM_0 0x00000000
  982. #define SCCR_SDHCCM_1 0x04000000
  983. #define SCCR_SDHCCM_2 0x08000000
  984. #define SCCR_SDHCCM_3 0x0c000000
  985. #define SCCR_USBDRCM 0x00c00000
  986. #define SCCR_USBDRCM_SHIFT 22
  987. #define SCCR_USBDRCM_0 0x00000000
  988. #define SCCR_USBDRCM_1 0x00400000
  989. #define SCCR_USBDRCM_2 0x00800000
  990. #define SCCR_USBDRCM_3 0x00c00000
  991. #endif
  992. #define SCCR_PCIEXP1CM 0x00300000
  993. #define SCCR_PCIEXP1CM_SHIFT 20
  994. #define SCCR_PCIEXP1CM_0 0x00000000
  995. #define SCCR_PCIEXP1CM_1 0x00100000
  996. #define SCCR_PCIEXP1CM_2 0x00200000
  997. #define SCCR_PCIEXP1CM_3 0x00300000
  998. #define SCCR_PCIEXP2CM 0x000c0000
  999. #define SCCR_PCIEXP2CM_SHIFT 18
  1000. #define SCCR_PCIEXP2CM_0 0x00000000
  1001. #define SCCR_PCIEXP2CM_1 0x00040000
  1002. #define SCCR_PCIEXP2CM_2 0x00080000
  1003. #define SCCR_PCIEXP2CM_3 0x000c0000
  1004. /*
  1005. * CSn_BDNS - Chip Select memory Bounds Register
  1006. */
  1007. #define CSBNDS_SA 0x00FF0000
  1008. #define CSBNDS_SA_SHIFT 8
  1009. #define CSBNDS_EA 0x000000FF
  1010. #define CSBNDS_EA_SHIFT 24
  1011. #ifndef CONFIG_MPC83XX_SDRAM
  1012. /*
  1013. * CSn_CONFIG - Chip Select Configuration Register
  1014. */
  1015. #define CSCONFIG_EN 0x80000000
  1016. #define CSCONFIG_AP 0x00800000
  1017. #if defined(CONFIG_ARCH_MPC830X) || defined(CONFIG_ARCH_MPC831X)
  1018. #define CSCONFIG_ODT_RD_NEVER 0x00000000
  1019. #define CSCONFIG_ODT_RD_ONLY_CURRENT 0x00100000
  1020. #define CSCONFIG_ODT_RD_ONLY_OTHER_CS 0x00200000
  1021. #define CSCONFIG_ODT_RD_ALL 0x00400000
  1022. #define CSCONFIG_ODT_WR_NEVER 0x00000000
  1023. #define CSCONFIG_ODT_WR_ONLY_CURRENT 0x00010000
  1024. #define CSCONFIG_ODT_WR_ONLY_OTHER_CS 0x00020000
  1025. #define CSCONFIG_ODT_WR_ALL 0x00040000
  1026. #elif defined(CONFIG_ARCH_MPC832X)
  1027. #define CSCONFIG_ODT_RD_CFG 0x00400000
  1028. #define CSCONFIG_ODT_WR_CFG 0x00040000
  1029. #elif defined(CONFIG_ARCH_MPC8360) || defined(CONFIG_ARCH_MPC837X)
  1030. #define CSCONFIG_ODT_RD_NEVER 0x00000000
  1031. #define CSCONFIG_ODT_RD_ONLY_CURRENT 0x00100000
  1032. #define CSCONFIG_ODT_RD_ONLY_OTHER_CS 0x00200000
  1033. #define CSCONFIG_ODT_RD_ONLY_OTHER_DIMM 0x00300000
  1034. #define CSCONFIG_ODT_RD_ALL 0x00400000
  1035. #define CSCONFIG_ODT_WR_NEVER 0x00000000
  1036. #define CSCONFIG_ODT_WR_ONLY_CURRENT 0x00010000
  1037. #define CSCONFIG_ODT_WR_ONLY_OTHER_CS 0x00020000
  1038. #define CSCONFIG_ODT_WR_ONLY_OTHER_DIMM 0x00030000
  1039. #define CSCONFIG_ODT_WR_ALL 0x00040000
  1040. #endif
  1041. #define CSCONFIG_BANK_BIT_3 0x00004000
  1042. #define CSCONFIG_ROW_BIT 0x00000700
  1043. #define CSCONFIG_ROW_BIT_12 0x00000000
  1044. #define CSCONFIG_ROW_BIT_13 0x00000100
  1045. #define CSCONFIG_ROW_BIT_14 0x00000200
  1046. #define CSCONFIG_COL_BIT 0x00000007
  1047. #define CSCONFIG_COL_BIT_8 0x00000000
  1048. #define CSCONFIG_COL_BIT_9 0x00000001
  1049. #define CSCONFIG_COL_BIT_10 0x00000002
  1050. #define CSCONFIG_COL_BIT_11 0x00000003
  1051. /*
  1052. * TIMING_CFG_0 - DDR SDRAM Timing Configuration 0
  1053. */
  1054. #define TIMING_CFG0_RWT 0xC0000000
  1055. #define TIMING_CFG0_RWT_SHIFT 30
  1056. #define TIMING_CFG0_WRT 0x30000000
  1057. #define TIMING_CFG0_WRT_SHIFT 28
  1058. #define TIMING_CFG0_RRT 0x0C000000
  1059. #define TIMING_CFG0_RRT_SHIFT 26
  1060. #define TIMING_CFG0_WWT 0x03000000
  1061. #define TIMING_CFG0_WWT_SHIFT 24
  1062. #define TIMING_CFG0_ACT_PD_EXIT 0x00700000
  1063. #define TIMING_CFG0_ACT_PD_EXIT_SHIFT 20
  1064. #define TIMING_CFG0_PRE_PD_EXIT 0x00070000
  1065. #define TIMING_CFG0_PRE_PD_EXIT_SHIFT 16
  1066. #define TIMING_CFG0_ODT_PD_EXIT 0x00000F00
  1067. #define TIMING_CFG0_ODT_PD_EXIT_SHIFT 8
  1068. #define TIMING_CFG0_MRS_CYC 0x0000000F
  1069. #define TIMING_CFG0_MRS_CYC_SHIFT 0
  1070. /*
  1071. * TIMING_CFG_1 - DDR SDRAM Timing Configuration 1
  1072. */
  1073. #define TIMING_CFG1_PRETOACT 0x70000000
  1074. #define TIMING_CFG1_PRETOACT_SHIFT 28
  1075. #define TIMING_CFG1_ACTTOPRE 0x0F000000
  1076. #define TIMING_CFG1_ACTTOPRE_SHIFT 24
  1077. #define TIMING_CFG1_ACTTORW 0x00700000
  1078. #define TIMING_CFG1_ACTTORW_SHIFT 20
  1079. #define TIMING_CFG1_CASLAT 0x00070000
  1080. #define TIMING_CFG1_CASLAT_SHIFT 16
  1081. #define TIMING_CFG1_REFREC 0x0000F000
  1082. #define TIMING_CFG1_REFREC_SHIFT 12
  1083. #define TIMING_CFG1_WRREC 0x00000700
  1084. #define TIMING_CFG1_WRREC_SHIFT 8
  1085. #define TIMING_CFG1_ACTTOACT 0x00000070
  1086. #define TIMING_CFG1_ACTTOACT_SHIFT 4
  1087. #define TIMING_CFG1_WRTORD 0x00000007
  1088. #define TIMING_CFG1_WRTORD_SHIFT 0
  1089. #define TIMING_CFG1_CASLAT_20 0x00030000 /* CAS latency = 2.0 */
  1090. #define TIMING_CFG1_CASLAT_25 0x00040000 /* CAS latency = 2.5 */
  1091. #define TIMING_CFG1_CASLAT_30 0x00050000 /* CAS latency = 3.0 */
  1092. #define TIMING_CFG1_CASLAT_35 0x00060000 /* CAS latency = 3.5 */
  1093. #define TIMING_CFG1_CASLAT_40 0x00070000 /* CAS latency = 4.0 */
  1094. #define TIMING_CFG1_CASLAT_45 0x00080000 /* CAS latency = 4.5 */
  1095. #define TIMING_CFG1_CASLAT_50 0x00090000 /* CAS latency = 5.0 */
  1096. /*
  1097. * TIMING_CFG_2 - DDR SDRAM Timing Configuration 2
  1098. */
  1099. #define TIMING_CFG2_CPO 0x0F800000
  1100. #define TIMING_CFG2_CPO_SHIFT 23
  1101. #define TIMING_CFG2_ACSM 0x00080000
  1102. #define TIMING_CFG2_WR_DATA_DELAY 0x00001C00
  1103. #define TIMING_CFG2_WR_DATA_DELAY_SHIFT 10
  1104. /* default (= CASLAT + 1) */
  1105. #define TIMING_CFG2_CPO_DEF 0x00000000
  1106. #define TIMING_CFG2_ADD_LAT 0x70000000
  1107. #define TIMING_CFG2_ADD_LAT_SHIFT 28
  1108. #define TIMING_CFG2_WR_LAT_DELAY 0x00380000
  1109. #define TIMING_CFG2_WR_LAT_DELAY_SHIFT 19
  1110. #define TIMING_CFG2_RD_TO_PRE 0x0000E000
  1111. #define TIMING_CFG2_RD_TO_PRE_SHIFT 13
  1112. #define TIMING_CFG2_CKE_PLS 0x000001C0
  1113. #define TIMING_CFG2_CKE_PLS_SHIFT 6
  1114. #define TIMING_CFG2_FOUR_ACT 0x0000003F
  1115. #define TIMING_CFG2_FOUR_ACT_SHIFT 0
  1116. /*
  1117. * TIMING_CFG_3 - DDR SDRAM Timing Configuration 3
  1118. */
  1119. #define TIMING_CFG3_EXT_REFREC 0x00070000
  1120. #define TIMING_CFG3_EXT_REFREC_SHIFT 16
  1121. /*
  1122. * DDR_SDRAM_CFG - DDR SDRAM Control Configuration
  1123. */
  1124. #define SDRAM_CFG_MEM_EN 0x80000000
  1125. #define SDRAM_CFG_SREN 0x40000000
  1126. #define SDRAM_CFG_ECC_EN 0x20000000
  1127. #define SDRAM_CFG_RD_EN 0x10000000
  1128. #define SDRAM_CFG_SDRAM_TYPE_DDR1 0x02000000
  1129. #define SDRAM_CFG_SDRAM_TYPE_DDR2 0x03000000
  1130. #define SDRAM_CFG_SDRAM_TYPE_MASK 0x07000000
  1131. #define SDRAM_CFG_SDRAM_TYPE_SHIFT 24
  1132. #define SDRAM_CFG_DYN_PWR 0x00200000
  1133. #if defined(CONFIG_ARCH_MPC8308) || defined(CONFIG_ARCH_MPC831X)
  1134. #define SDRAM_CFG_DBW_MASK 0x00180000
  1135. #define SDRAM_CFG_DBW_16 0x00100000
  1136. #define SDRAM_CFG_DBW_32 0x00080000
  1137. #else
  1138. #define SDRAM_CFG_32_BE 0x00080000
  1139. #endif
  1140. #if !defined(CONFIG_ARCH_MPC8308)
  1141. #define SDRAM_CFG_8_BE 0x00040000
  1142. #endif
  1143. #define SDRAM_CFG_NCAP 0x00020000
  1144. #define SDRAM_CFG_2T_EN 0x00008000
  1145. #define SDRAM_CFG_HSE 0x00000008
  1146. #define SDRAM_CFG_BI 0x00000001
  1147. /*
  1148. * DDR_SDRAM_MODE - DDR SDRAM Mode Register
  1149. */
  1150. #define SDRAM_MODE_ESD 0xFFFF0000
  1151. #define SDRAM_MODE_ESD_SHIFT 16
  1152. #define SDRAM_MODE_SD 0x0000FFFF
  1153. #define SDRAM_MODE_SD_SHIFT 0
  1154. /* select extended mode reg */
  1155. #define DDR_MODE_EXT_MODEREG 0x4000
  1156. /* operating mode, mask */
  1157. #define DDR_MODE_EXT_OPMODE 0x3FF8
  1158. #define DDR_MODE_EXT_OP_NORMAL 0x0000 /* normal operation */
  1159. /* QFC / compatibility, mask */
  1160. #define DDR_MODE_QFC 0x0004
  1161. /* compatible to older SDRAMs */
  1162. #define DDR_MODE_QFC_COMP 0x0000
  1163. /* weak drivers */
  1164. #define DDR_MODE_WEAK 0x0002
  1165. /* disable DLL */
  1166. #define DDR_MODE_DLL_DIS 0x0001
  1167. /* CAS latency, mask */
  1168. #define DDR_MODE_CASLAT 0x0070
  1169. #define DDR_MODE_CASLAT_15 0x0010 /* CAS latency 1.5 */
  1170. #define DDR_MODE_CASLAT_20 0x0020 /* CAS latency 2 */
  1171. #define DDR_MODE_CASLAT_25 0x0060 /* CAS latency 2.5 */
  1172. #define DDR_MODE_CASLAT_30 0x0030 /* CAS latency 3 */
  1173. /* sequential burst */
  1174. #define DDR_MODE_BTYPE_SEQ 0x0000
  1175. /* interleaved burst */
  1176. #define DDR_MODE_BTYPE_ILVD 0x0008
  1177. #define DDR_MODE_BLEN_2 0x0001 /* burst length 2 */
  1178. #define DDR_MODE_BLEN_4 0x0002 /* burst length 4 */
  1179. /* exact value for 7.8125us */
  1180. #define DDR_REFINT_166MHZ_7US 1302
  1181. /* use 256 cycles as a starting point */
  1182. #define DDR_BSTOPRE 256
  1183. /* select mode register */
  1184. #define DDR_MODE_MODEREG 0x0000
  1185. /*
  1186. * DDR_SDRAM_INTERVAL - DDR SDRAM Interval Register
  1187. */
  1188. #define SDRAM_INTERVAL_REFINT 0x3FFF0000
  1189. #define SDRAM_INTERVAL_REFINT_SHIFT 16
  1190. #define SDRAM_INTERVAL_BSTOPRE_SHIFT 0
  1191. /*
  1192. * DDR_SDRAM_CLK_CNTL - DDR SDRAM Clock Control Register
  1193. */
  1194. #define DDR_SDRAM_CLK_CNTL_SS_EN 0x80000000
  1195. #define DDR_SDRAM_CLK_CNTL_CLK_ADJUST_025 0x01000000
  1196. #define DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05 0x02000000
  1197. #define DDR_SDRAM_CLK_CNTL_CLK_ADJUST_075 0x03000000
  1198. #define DDR_SDRAM_CLK_CNTL_CLK_ADJUST_1 0x04000000
  1199. /*
  1200. * ECC_ERR_INJECT - Memory data path error injection mask ECC
  1201. */
  1202. /* ECC Mirror Byte */
  1203. #define ECC_ERR_INJECT_EMB (0x80000000 >> 22)
  1204. /* Error Injection Enable */
  1205. #define ECC_ERR_INJECT_EIEN (0x80000000 >> 23)
  1206. /* ECC Erroe Injection Enable */
  1207. #define ECC_ERR_INJECT_EEIM (0xff000000 >> 24)
  1208. #define ECC_ERR_INJECT_EEIM_SHIFT 0
  1209. /*
  1210. * CAPTURE_ECC - Memory data path read capture ECC
  1211. */
  1212. #define CAPTURE_ECC_ECE (0xff000000 >> 24)
  1213. #define CAPTURE_ECC_ECE_SHIFT 0
  1214. /*
  1215. * ERR_DETECT - Memory error detect
  1216. */
  1217. /* Multiple Memory Errors */
  1218. #define ECC_ERROR_DETECT_MME (0x80000000 >> 0)
  1219. /* Multiple-Bit Error */
  1220. #define ECC_ERROR_DETECT_MBE (0x80000000 >> 28)
  1221. /* Single-Bit ECC Error Pickup */
  1222. #define ECC_ERROR_DETECT_SBE (0x80000000 >> 29)
  1223. /* Memory Select Error */
  1224. #define ECC_ERROR_DETECT_MSE (0x80000000 >> 31)
  1225. /*
  1226. * ERR_DISABLE - Memory error disable
  1227. */
  1228. /* Multiple-Bit ECC Error Disable */
  1229. #define ECC_ERROR_DISABLE_MBED (0x80000000 >> 28)
  1230. /* Sinle-Bit ECC Error disable */
  1231. #define ECC_ERROR_DISABLE_SBED (0x80000000 >> 29)
  1232. /* Memory Select Error Disable */
  1233. #define ECC_ERROR_DISABLE_MSED (0x80000000 >> 31)
  1234. #define ECC_ERROR_ENABLE (~(ECC_ERROR_DISABLE_MSED | \
  1235. ECC_ERROR_DISABLE_SBED | \
  1236. ECC_ERROR_DISABLE_MBED))
  1237. /*
  1238. * ERR_INT_EN - Memory error interrupt enable
  1239. */
  1240. /* Multiple-Bit ECC Error Interrupt Enable */
  1241. #define ECC_ERR_INT_EN_MBEE (0x80000000 >> 28)
  1242. /* Single-Bit ECC Error Interrupt Enable */
  1243. #define ECC_ERR_INT_EN_SBEE (0x80000000 >> 29)
  1244. /* Memory Select Error Interrupt Enable */
  1245. #define ECC_ERR_INT_EN_MSEE (0x80000000 >> 31)
  1246. #define ECC_ERR_INT_DISABLE (~(ECC_ERR_INT_EN_MBEE | \
  1247. ECC_ERR_INT_EN_SBEE | \
  1248. ECC_ERR_INT_EN_MSEE))
  1249. /*
  1250. * CAPTURE_ATTRIBUTES - Memory error attributes capture
  1251. */
  1252. /* Data Beat Num */
  1253. #define ECC_CAPT_ATTR_BNUM (0xe0000000 >> 1)
  1254. #define ECC_CAPT_ATTR_BNUM_SHIFT 28
  1255. /* Transaction Size */
  1256. #define ECC_CAPT_ATTR_TSIZ (0xc0000000 >> 6)
  1257. #define ECC_CAPT_ATTR_TSIZ_FOUR_DW 0
  1258. #define ECC_CAPT_ATTR_TSIZ_ONE_DW 1
  1259. #define ECC_CAPT_ATTR_TSIZ_TWO_DW 2
  1260. #define ECC_CAPT_ATTR_TSIZ_THREE_DW 3
  1261. #define ECC_CAPT_ATTR_TSIZ_SHIFT 24
  1262. /* Transaction Source */
  1263. #define ECC_CAPT_ATTR_TSRC (0xf8000000 >> 11)
  1264. #define ECC_CAPT_ATTR_TSRC_E300_CORE_DT 0x0
  1265. #define ECC_CAPT_ATTR_TSRC_E300_CORE_IF 0x2
  1266. #define ECC_CAPT_ATTR_TSRC_TSEC1 0x4
  1267. #define ECC_CAPT_ATTR_TSRC_TSEC2 0x5
  1268. #define ECC_CAPT_ATTR_TSRC_USB (0x06|0x07)
  1269. #define ECC_CAPT_ATTR_TSRC_ENCRYPT 0x8
  1270. #define ECC_CAPT_ATTR_TSRC_I2C 0x9
  1271. #define ECC_CAPT_ATTR_TSRC_JTAG 0xA
  1272. #define ECC_CAPT_ATTR_TSRC_PCI1 0xD
  1273. #define ECC_CAPT_ATTR_TSRC_PCI2 0xE
  1274. #define ECC_CAPT_ATTR_TSRC_DMA 0xF
  1275. #define ECC_CAPT_ATTR_TSRC_SHIFT 16
  1276. /* Transaction Type */
  1277. #define ECC_CAPT_ATTR_TTYP (0xe0000000 >> 18)
  1278. #define ECC_CAPT_ATTR_TTYP_WRITE 0x1
  1279. #define ECC_CAPT_ATTR_TTYP_READ 0x2
  1280. #define ECC_CAPT_ATTR_TTYP_R_M_W 0x3
  1281. #define ECC_CAPT_ATTR_TTYP_SHIFT 12
  1282. #define ECC_CAPT_ATTR_VLD (0x80000000 >> 31) /* Valid */
  1283. /*
  1284. * ERR_SBE - Single bit ECC memory error management
  1285. */
  1286. /* Single-Bit Error Threshold 0..255 */
  1287. #define ECC_ERROR_MAN_SBET (0xff000000 >> 8)
  1288. #define ECC_ERROR_MAN_SBET_SHIFT 16
  1289. /* Single Bit Error Counter 0..255 */
  1290. #define ECC_ERROR_MAN_SBEC (0xff000000 >> 24)
  1291. #define ECC_ERROR_MAN_SBEC_SHIFT 0
  1292. #endif /* !CONFIG_MPC83XX_SDRAM */
  1293. /*
  1294. * CONFIG_ADDRESS - PCI Config Address Register
  1295. */
  1296. #define PCI_CONFIG_ADDRESS_EN 0x80000000
  1297. #define PCI_CONFIG_ADDRESS_BN_SHIFT 16
  1298. #define PCI_CONFIG_ADDRESS_BN_MASK 0x00ff0000
  1299. #define PCI_CONFIG_ADDRESS_DN_SHIFT 11
  1300. #define PCI_CONFIG_ADDRESS_DN_MASK 0x0000f800
  1301. #define PCI_CONFIG_ADDRESS_FN_SHIFT 8
  1302. #define PCI_CONFIG_ADDRESS_FN_MASK 0x00000700
  1303. #define PCI_CONFIG_ADDRESS_RN_SHIFT 0
  1304. #define PCI_CONFIG_ADDRESS_RN_MASK 0x000000fc
  1305. /*
  1306. * POTAR - PCI Outbound Translation Address Register
  1307. */
  1308. #define POTAR_TA_MASK 0x000fffff
  1309. /*
  1310. * POBAR - PCI Outbound Base Address Register
  1311. */
  1312. #define POBAR_BA_MASK 0x000fffff
  1313. /*
  1314. * POCMR - PCI Outbound Comparision Mask Register
  1315. */
  1316. #define POCMR_EN 0x80000000
  1317. /* 0-memory space 1-I/O space */
  1318. #define POCMR_IO 0x40000000
  1319. #define POCMR_SE 0x20000000 /* streaming enable */
  1320. #define POCMR_DST 0x10000000 /* 0-PCI1 1-PCI2 */
  1321. #define POCMR_CM_MASK 0x000fffff
  1322. #define POCMR_CM_4G 0x00000000
  1323. #define POCMR_CM_2G 0x00080000
  1324. #define POCMR_CM_1G 0x000C0000
  1325. #define POCMR_CM_512M 0x000E0000
  1326. #define POCMR_CM_256M 0x000F0000
  1327. #define POCMR_CM_128M 0x000F8000
  1328. #define POCMR_CM_64M 0x000FC000
  1329. #define POCMR_CM_32M 0x000FE000
  1330. #define POCMR_CM_16M 0x000FF000
  1331. #define POCMR_CM_8M 0x000FF800
  1332. #define POCMR_CM_4M 0x000FFC00
  1333. #define POCMR_CM_2M 0x000FFE00
  1334. #define POCMR_CM_1M 0x000FFF00
  1335. #define POCMR_CM_512K 0x000FFF80
  1336. #define POCMR_CM_256K 0x000FFFC0
  1337. #define POCMR_CM_128K 0x000FFFE0
  1338. #define POCMR_CM_64K 0x000FFFF0
  1339. #define POCMR_CM_32K 0x000FFFF8
  1340. #define POCMR_CM_16K 0x000FFFFC
  1341. #define POCMR_CM_8K 0x000FFFFE
  1342. #define POCMR_CM_4K 0x000FFFFF
  1343. /*
  1344. * PITAR - PCI Inbound Translation Address Register
  1345. */
  1346. #define PITAR_TA_MASK 0x000fffff
  1347. /*
  1348. * PIBAR - PCI Inbound Base/Extended Address Register
  1349. */
  1350. #define PIBAR_MASK 0xffffffff
  1351. #define PIEBAR_EBA_MASK 0x000fffff
  1352. /*
  1353. * PIWAR - PCI Inbound Windows Attributes Register
  1354. */
  1355. #define PIWAR_EN 0x80000000
  1356. #define PIWAR_PF 0x20000000
  1357. #define PIWAR_RTT_MASK 0x000f0000
  1358. #define PIWAR_RTT_NO_SNOOP 0x00040000
  1359. #define PIWAR_RTT_SNOOP 0x00050000
  1360. #define PIWAR_WTT_MASK 0x0000f000
  1361. #define PIWAR_WTT_NO_SNOOP 0x00004000
  1362. #define PIWAR_WTT_SNOOP 0x00005000
  1363. #define PIWAR_IWS_MASK 0x0000003F
  1364. #define PIWAR_IWS_4K 0x0000000B
  1365. #define PIWAR_IWS_8K 0x0000000C
  1366. #define PIWAR_IWS_16K 0x0000000D
  1367. #define PIWAR_IWS_32K 0x0000000E
  1368. #define PIWAR_IWS_64K 0x0000000F
  1369. #define PIWAR_IWS_128K 0x00000010
  1370. #define PIWAR_IWS_256K 0x00000011
  1371. #define PIWAR_IWS_512K 0x00000012
  1372. #define PIWAR_IWS_1M 0x00000013
  1373. #define PIWAR_IWS_2M 0x00000014
  1374. #define PIWAR_IWS_4M 0x00000015
  1375. #define PIWAR_IWS_8M 0x00000016
  1376. #define PIWAR_IWS_16M 0x00000017
  1377. #define PIWAR_IWS_32M 0x00000018
  1378. #define PIWAR_IWS_64M 0x00000019
  1379. #define PIWAR_IWS_128M 0x0000001A
  1380. #define PIWAR_IWS_256M 0x0000001B
  1381. #define PIWAR_IWS_512M 0x0000001C
  1382. #define PIWAR_IWS_1G 0x0000001D
  1383. #define PIWAR_IWS_2G 0x0000001E
  1384. /*
  1385. * PMCCR1 - PCI Configuration Register 1
  1386. */
  1387. #define PMCCR1_POWER_OFF 0x00000020
  1388. #ifndef CONFIG_RAM
  1389. /*
  1390. * DDRCDR - DDR Control Driver Register
  1391. */
  1392. #define DDRCDR_DHC_EN 0x80000000
  1393. #define DDRCDR_EN 0x40000000
  1394. #define DDRCDR_PZ 0x3C000000
  1395. #define DDRCDR_PZ_MAXZ 0x00000000
  1396. #define DDRCDR_PZ_HIZ 0x20000000
  1397. #define DDRCDR_PZ_NOMZ 0x30000000
  1398. #define DDRCDR_PZ_LOZ 0x38000000
  1399. #define DDRCDR_PZ_MINZ 0x3C000000
  1400. #define DDRCDR_NZ 0x3C000000
  1401. #define DDRCDR_NZ_MAXZ 0x00000000
  1402. #define DDRCDR_NZ_HIZ 0x02000000
  1403. #define DDRCDR_NZ_NOMZ 0x03000000
  1404. #define DDRCDR_NZ_LOZ 0x03800000
  1405. #define DDRCDR_NZ_MINZ 0x03C00000
  1406. #define DDRCDR_ODT 0x00080000
  1407. #define DDRCDR_DDR_CFG 0x00040000
  1408. #define DDRCDR_M_ODR 0x00000002
  1409. #define DDRCDR_Q_DRN 0x00000001
  1410. #endif /* !CONFIG_RAM */
  1411. /*
  1412. * PCIE Bridge Register
  1413. */
  1414. #define PEX_CSB_CTRL_OBPIOE 0x00000001
  1415. #define PEX_CSB_CTRL_IBPIOE 0x00000002
  1416. #define PEX_CSB_CTRL_WDMAE 0x00000004
  1417. #define PEX_CSB_CTRL_RDMAE 0x00000008
  1418. #define PEX_CSB_OBCTRL_PIOE 0x00000001
  1419. #define PEX_CSB_OBCTRL_MEMWE 0x00000002
  1420. #define PEX_CSB_OBCTRL_IOWE 0x00000004
  1421. #define PEX_CSB_OBCTRL_CFGWE 0x00000008
  1422. #define PEX_CSB_IBCTRL_PIOE 0x00000001
  1423. #define PEX_OWAR_EN 0x00000001
  1424. #define PEX_OWAR_TYPE_CFG 0x00000000
  1425. #define PEX_OWAR_TYPE_IO 0x00000002
  1426. #define PEX_OWAR_TYPE_MEM 0x00000004
  1427. #define PEX_OWAR_RLXO 0x00000008
  1428. #define PEX_OWAR_NANP 0x00000010
  1429. #define PEX_OWAR_SIZE 0xFFFFF000
  1430. #define PEX_IWAR_EN 0x00000001
  1431. #define PEX_IWAR_TYPE_INT 0x00000000
  1432. #define PEX_IWAR_TYPE_PF 0x00000004
  1433. #define PEX_IWAR_TYPE_NO_PF 0x00000006
  1434. #define PEX_IWAR_NSOV 0x00000008
  1435. #define PEX_IWAR_NSNP 0x00000010
  1436. #define PEX_IWAR_SIZE 0xFFFFF000
  1437. #define PEX_IWAR_SIZE_1M 0x000FF000
  1438. #define PEX_IWAR_SIZE_2M 0x001FF000
  1439. #define PEX_IWAR_SIZE_4M 0x003FF000
  1440. #define PEX_IWAR_SIZE_8M 0x007FF000
  1441. #define PEX_IWAR_SIZE_16M 0x00FFF000
  1442. #define PEX_IWAR_SIZE_32M 0x01FFF000
  1443. #define PEX_IWAR_SIZE_64M 0x03FFF000
  1444. #define PEX_IWAR_SIZE_128M 0x07FFF000
  1445. #define PEX_IWAR_SIZE_256M 0x0FFFF000
  1446. #define PEX_GCLK_RATIO 0x440
  1447. #ifndef __ASSEMBLY__
  1448. struct pci_region;
  1449. void mpc83xx_pci_init(int num_buses, struct pci_region **reg);
  1450. void mpc83xx_pcislave_unlock(int bus);
  1451. void mpc83xx_pcie_init(int num_buses, struct pci_region **reg);
  1452. #endif
  1453. #endif /* __MPC83XX_H__ */