micrel.h 1.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950
  1. #ifndef _MICREL_H
  2. #define MII_KSZ9021_EXT_COMMON_CTRL 0x100
  3. #define MII_KSZ9021_EXT_STRAP_STATUS 0x101
  4. #define MII_KSZ9021_EXT_OP_STRAP_OVERRIDE 0x102
  5. #define MII_KSZ9021_EXT_OP_STRAP_STATUS 0x103
  6. #define MII_KSZ9021_EXT_RGMII_CLOCK_SKEW 0x104
  7. #define MII_KSZ9021_EXT_RGMII_RX_DATA_SKEW 0x105
  8. #define MII_KSZ9021_EXT_RGMII_TX_DATA_SKEW 0x106
  9. #define MII_KSZ9021_EXT_ANALOG_TEST 0x107
  10. /* Register operations */
  11. #define MII_KSZ9031_MOD_REG 0x0000
  12. /* Data operations */
  13. #define MII_KSZ9031_MOD_DATA_NO_POST_INC 0x4000
  14. #define MII_KSZ9031_MOD_DATA_POST_INC_RW 0x8000
  15. #define MII_KSZ9031_MOD_DATA_POST_INC_W 0xC000
  16. #define MII_KSZ9031_EXT_RGMII_CTRL_SIG_SKEW 0x4
  17. #define MII_KSZ9031_EXT_RGMII_RX_DATA_SKEW 0x5
  18. #define MII_KSZ9031_EXT_RGMII_TX_DATA_SKEW 0x6
  19. #define MII_KSZ9031_EXT_RGMII_CLOCK_SKEW 0x8
  20. #define MII_KSZ9031_FLP_BURST_TX_LO 0x3
  21. #define MII_KSZ9031_FLP_BURST_TX_HI 0x4
  22. #define MII_KSZ9x31_SILICON_REV_MASK 0xfffff0
  23. #define MII_KSZ9131_RXTXDLL_BYPASS BIT(12)
  24. #define MII_KSZ9131_EXT_RGMII_2NS_SKEW_RXDLL 0x4c
  25. #define MII_KSZ9131_EXT_RGMII_2NS_SKEW_TXDLL 0x4d
  26. #define PHY_ID_KSZ9031 0x00221620
  27. #define PHY_ID_KSZ9131 0x00221640
  28. /* Registers */
  29. #define MMD_ACCESS_CONTROL 0xd
  30. #define MMD_ACCESS_REG_DATA 0xe
  31. struct phy_device;
  32. int ksz9021_phy_extended_write(struct phy_device *phydev, int regnum, u16 val);
  33. int ksz9021_phy_extended_read(struct phy_device *phydev, int regnum);
  34. int ksz9031_phy_extended_write(struct phy_device *phydev, int devaddr,
  35. int regnum, u16 mode, u16 val);
  36. int ksz9031_phy_extended_read(struct phy_device *phydev, int devaddr,
  37. int regnum, u16 mode);
  38. int ksz9xx1_phy_get_id(struct phy_device *phydev);
  39. #endif