fsl_qbman.h 2.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2017 NXP
  4. */
  5. #ifndef __FSL_QBMAN_H__
  6. #define __FSL_QBMAN_H__
  7. void fdt_fixup_qportals(void *blob);
  8. void fdt_fixup_bportals(void *blob);
  9. void inhibit_portals(void __iomem *addr, int max_portals,
  10. int arch_max_portals, int portal_cinh_size);
  11. void setup_qbman_portals(void);
  12. struct ccsr_qman {
  13. #ifdef CONFIG_SYS_FSL_QMAN_V3
  14. u8 res0[0x200];
  15. #else
  16. struct {
  17. u32 qcsp_lio_cfg; /* 0x0 - SW Portal n LIO cfg */
  18. u32 qcsp_io_cfg; /* 0x4 - SW Portal n IO cfg */
  19. u32 res;
  20. u32 qcsp_dd_cfg; /* 0xc - SW Portal Dynamic Debug cfg */
  21. } qcsp[32];
  22. #endif
  23. /* Not actually reserved, but irrelevant to u-boot */
  24. u8 res[0xbf8 - 0x200];
  25. u32 ip_rev_1;
  26. u32 ip_rev_2;
  27. u32 fqd_bare; /* FQD Extended Base Addr Register */
  28. u32 fqd_bar; /* FQD Base Addr Register */
  29. u8 res1[0x8];
  30. u32 fqd_ar; /* FQD Attributes Register */
  31. u8 res2[0xc];
  32. u32 pfdr_bare; /* PFDR Extended Base Addr Register */
  33. u32 pfdr_bar; /* PFDR Base Addr Register */
  34. u8 res3[0x8];
  35. u32 pfdr_ar; /* PFDR Attributes Register */
  36. u8 res4[0x4c];
  37. u32 qcsp_bare; /* QCSP Extended Base Addr Register */
  38. u32 qcsp_bar; /* QCSP Base Addr Register */
  39. u8 res5[0x78];
  40. u32 ci_sched_cfg; /* Initiator Scheduling Configuration */
  41. u32 srcidr; /* Source ID Register */
  42. u32 liodnr; /* LIODN Register */
  43. u8 res6[4];
  44. u32 ci_rlm_cfg; /* Initiator Read Latency Monitor Cfg */
  45. u32 ci_rlm_avg; /* Initiator Read Latency Monitor Avg */
  46. u8 res7[0x2e8];
  47. #ifdef CONFIG_SYS_FSL_QMAN_V3
  48. struct {
  49. u32 qcsp_lio_cfg; /* 0x0 - SW Portal n LIO cfg */
  50. u32 qcsp_io_cfg; /* 0x4 - SW Portal n IO cfg */
  51. u32 res;
  52. u32 qcsp_dd_cfg; /* 0xc - SW Portal n Dynamic Debug cfg*/
  53. } qcsp[50];
  54. #endif
  55. };
  56. struct ccsr_bman {
  57. /* Not actually reserved, but irrelevant to u-boot */
  58. u8 res[0xbf8];
  59. u32 ip_rev_1;
  60. u32 ip_rev_2;
  61. u32 fbpr_bare; /* FBPR Extended Base Addr Register */
  62. u32 fbpr_bar; /* FBPR Base Addr Register */
  63. u8 res1[0x8];
  64. u32 fbpr_ar; /* FBPR Attributes Register */
  65. u8 res2[0xf0];
  66. u32 srcidr; /* Source ID Register */
  67. u32 liodnr; /* LIODN Register */
  68. u8 res7[0x2f4];
  69. };
  70. #endif /* __FSL_QBMAN_H__ */