fsl_ifc.h 30 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2010-2011 Freescale Semiconductor, Inc.
  4. * Author: Dipen Dudhat <dipen.dudhat@freescale.com>
  5. */
  6. #ifndef __FSL_IFC_H
  7. #define __FSL_IFC_H
  8. #ifdef CONFIG_FSL_IFC
  9. #include <config.h>
  10. #include <common.h>
  11. #include <part.h>
  12. #ifdef CONFIG_ARM
  13. #include <asm/arch/soc.h>
  14. #endif
  15. #define FSL_IFC_V1_1_0 0x01010000
  16. #define FSL_IFC_V2_0_0 0x02000000
  17. #ifdef CONFIG_SYS_FSL_IFC_LE
  18. #define ifc_in32(a) in_le32(a)
  19. #define ifc_out32(a, v) out_le32(a, v)
  20. #define ifc_in16(a) in_le16(a)
  21. #define ifc_out16(a, v) out_le16(a, v)
  22. #elif defined(CONFIG_SYS_FSL_IFC_BE)
  23. #define ifc_in32(a) in_be32(a)
  24. #define ifc_out32(a, v) out_be32(a, v)
  25. #define ifc_in16(a) in_be16(a)
  26. #define ifc_out16(a, v) out_be16(a, v)
  27. #else
  28. #error Neither CONFIG_SYS_FSL_IFC_LE nor CONFIG_SYS_FSL_IFC_BE is defined
  29. #endif
  30. /*
  31. * CSPR - Chip Select Property Register
  32. */
  33. #define CSPR_BA 0xFFFF0000
  34. #define CSPR_BA_SHIFT 16
  35. #define CSPR_PORT_SIZE 0x00000180
  36. #define CSPR_PORT_SIZE_SHIFT 7
  37. /* Port Size 8 bit */
  38. #define CSPR_PORT_SIZE_8 0x00000080
  39. /* Port Size 16 bit */
  40. #define CSPR_PORT_SIZE_16 0x00000100
  41. /* Port Size 32 bit */
  42. #define CSPR_PORT_SIZE_32 0x00000180
  43. /* Write Protect */
  44. #define CSPR_WP 0x00000040
  45. #define CSPR_WP_SHIFT 6
  46. /* Machine Select */
  47. #define CSPR_MSEL 0x00000006
  48. #define CSPR_MSEL_SHIFT 1
  49. /* External Transceiver Enable */
  50. #define CSPR_TE 0x00000010
  51. /* NOR */
  52. #define CSPR_MSEL_NOR 0x00000000
  53. /* NAND */
  54. #define CSPR_MSEL_NAND 0x00000002
  55. /* GPCM */
  56. #define CSPR_MSEL_GPCM 0x00000004
  57. /* Bank Valid */
  58. #define CSPR_V 0x00000001
  59. #define CSPR_V_SHIFT 0
  60. /* Convert an address into the right format for the CSPR Registers */
  61. #define CSPR_PHYS_ADDR(x) (((uint64_t)x) & 0xffff0000)
  62. /*
  63. * Address Mask Register
  64. */
  65. #define IFC_AMASK_MASK 0xFFFF0000
  66. #define IFC_AMASK_SHIFT 16
  67. #define IFC_AMASK(n) (IFC_AMASK_MASK << \
  68. (LOG2(n) - IFC_AMASK_SHIFT))
  69. /*
  70. * Chip Select Option Register IFC_NAND Machine
  71. */
  72. /* Enable ECC Encoder */
  73. #define CSOR_NAND_ECC_ENC_EN 0x80000000
  74. #define CSOR_NAND_ECC_MODE_MASK 0x30000000
  75. /* 4 bit correction per 520 Byte sector */
  76. #define CSOR_NAND_ECC_MODE_4 0x00000000
  77. /* 8 bit correction per 528 Byte sector */
  78. #define CSOR_NAND_ECC_MODE_8 0x10000000
  79. /* Enable ECC Decoder */
  80. #define CSOR_NAND_ECC_DEC_EN 0x04000000
  81. /* Row Address Length */
  82. #define CSOR_NAND_RAL_MASK 0x01800000
  83. #define CSOR_NAND_RAL_SHIFT 20
  84. #define CSOR_NAND_RAL_1 0x00000000
  85. #define CSOR_NAND_RAL_2 0x00800000
  86. #define CSOR_NAND_RAL_3 0x01000000
  87. #define CSOR_NAND_RAL_4 0x01800000
  88. /* Page Size 512b, 2k, 4k */
  89. #define CSOR_NAND_PGS_MASK 0x00180000
  90. #define CSOR_NAND_PGS_SHIFT 16
  91. #define CSOR_NAND_PGS_512 0x00000000
  92. #define CSOR_NAND_PGS_2K 0x00080000
  93. #define CSOR_NAND_PGS_4K 0x00100000
  94. #define CSOR_NAND_PGS_8K 0x00180000
  95. /* Spare region Size */
  96. #define CSOR_NAND_SPRZ_MASK 0x0000E000
  97. #define CSOR_NAND_SPRZ_SHIFT 13
  98. #define CSOR_NAND_SPRZ_16 0x00000000
  99. #define CSOR_NAND_SPRZ_64 0x00002000
  100. #define CSOR_NAND_SPRZ_128 0x00004000
  101. #define CSOR_NAND_SPRZ_210 0x00006000
  102. #define CSOR_NAND_SPRZ_218 0x00008000
  103. #define CSOR_NAND_SPRZ_224 0x0000A000
  104. #define CSOR_NAND_SPRZ_CSOR_EXT 0x0000C000
  105. /* Pages Per Block */
  106. #define CSOR_NAND_PB_MASK 0x00000700
  107. #define CSOR_NAND_PB_SHIFT 8
  108. #define CSOR_NAND_PB(n) ((LOG2(n) - 5) << CSOR_NAND_PB_SHIFT)
  109. /* Time for Read Enable High to Output High Impedance */
  110. #define CSOR_NAND_TRHZ_MASK 0x0000001C
  111. #define CSOR_NAND_TRHZ_SHIFT 2
  112. #define CSOR_NAND_TRHZ_20 0x00000000
  113. #define CSOR_NAND_TRHZ_40 0x00000004
  114. #define CSOR_NAND_TRHZ_60 0x00000008
  115. #define CSOR_NAND_TRHZ_80 0x0000000C
  116. #define CSOR_NAND_TRHZ_100 0x00000010
  117. /* Buffer control disable */
  118. #define CSOR_NAND_BCTLD 0x00000001
  119. /*
  120. * Chip Select Option Register - NOR Flash Mode
  121. */
  122. /* Enable Address shift Mode */
  123. #define CSOR_NOR_ADM_SHFT_MODE_EN 0x80000000
  124. /* Page Read Enable from NOR device */
  125. #define CSOR_NOR_PGRD_EN 0x10000000
  126. /* AVD Toggle Enable during Burst Program */
  127. #define CSOR_NOR_AVD_TGL_PGM_EN 0x01000000
  128. /* Address Data Multiplexing Shift */
  129. #define CSOR_NOR_ADM_MASK 0x0003E000
  130. #define CSOR_NOR_ADM_SHIFT_SHIFT 13
  131. #define CSOR_NOR_ADM_SHIFT(n) ((n) << CSOR_NOR_ADM_SHIFT_SHIFT)
  132. /* Type of the NOR device hooked */
  133. #define CSOR_NOR_NOR_MODE_AYSNC_NOR 0x00000000
  134. #define CSOR_NOR_NOR_MODE_AVD_NOR 0x00000020
  135. /* Time for Read Enable High to Output High Impedance */
  136. #define CSOR_NOR_TRHZ_MASK 0x0000001C
  137. #define CSOR_NOR_TRHZ_SHIFT 2
  138. #define CSOR_NOR_TRHZ_20 0x00000000
  139. #define CSOR_NOR_TRHZ_40 0x00000004
  140. #define CSOR_NOR_TRHZ_60 0x00000008
  141. #define CSOR_NOR_TRHZ_80 0x0000000C
  142. #define CSOR_NOR_TRHZ_100 0x00000010
  143. /* Buffer control disable */
  144. #define CSOR_NOR_BCTLD 0x00000001
  145. /*
  146. * Chip Select Option Register - GPCM Mode
  147. */
  148. /* GPCM Mode - Normal */
  149. #define CSOR_GPCM_GPMODE_NORMAL 0x00000000
  150. /* GPCM Mode - GenericASIC */
  151. #define CSOR_GPCM_GPMODE_ASIC 0x80000000
  152. /* Parity Mode odd/even */
  153. #define CSOR_GPCM_PARITY_EVEN 0x40000000
  154. /* Parity Checking enable/disable */
  155. #define CSOR_GPCM_PAR_EN 0x20000000
  156. /* GPCM Timeout Count */
  157. #define CSOR_GPCM_GPTO_MASK 0x0F000000
  158. #define CSOR_GPCM_GPTO_SHIFT 24
  159. #define CSOR_GPCM_GPTO(n) ((LOG2(n) - 8) << CSOR_GPCM_GPTO_SHIFT)
  160. /* GPCM External Access Termination mode for read access */
  161. #define CSOR_GPCM_RGETA_EXT 0x00080000
  162. /* GPCM External Access Termination mode for write access */
  163. #define CSOR_GPCM_WGETA_EXT 0x00040000
  164. /* Address Data Multiplexing Shift */
  165. #define CSOR_GPCM_ADM_MASK 0x0003E000
  166. #define CSOR_GPCM_ADM_SHIFT_SHIFT 13
  167. #define CSOR_GPCM_ADM_SHIFT(n) ((n) << CSOR_GPCM_ADM_SHIFT_SHIFT)
  168. /* Generic ASIC Parity error indication delay */
  169. #define CSOR_GPCM_GAPERRD_MASK 0x00000180
  170. #define CSOR_GPCM_GAPERRD_SHIFT 7
  171. #define CSOR_GPCM_GAPERRD(n) (((n) - 1) << CSOR_GPCM_GAPERRD_SHIFT)
  172. /* Time for Read Enable High to Output High Impedance */
  173. #define CSOR_GPCM_TRHZ_MASK 0x0000001C
  174. #define CSOR_GPCM_TRHZ_20 0x00000000
  175. #define CSOR_GPCM_TRHZ_40 0x00000004
  176. #define CSOR_GPCM_TRHZ_60 0x00000008
  177. #define CSOR_GPCM_TRHZ_80 0x0000000C
  178. #define CSOR_GPCM_TRHZ_100 0x00000010
  179. /* Buffer control disable */
  180. #define CSOR_GPCM_BCTLD 0x00000001
  181. /*
  182. * Flash Timing Registers (FTIM0 - FTIM2_CSn)
  183. */
  184. /*
  185. * FTIM0 - NAND Flash Mode
  186. */
  187. #define FTIM0_NAND 0x7EFF3F3F
  188. #define FTIM0_NAND_TCCST_SHIFT 25
  189. #define FTIM0_NAND_TCCST(n) ((n) << FTIM0_NAND_TCCST_SHIFT)
  190. #define FTIM0_NAND_TWP_SHIFT 16
  191. #define FTIM0_NAND_TWP(n) ((n) << FTIM0_NAND_TWP_SHIFT)
  192. #define FTIM0_NAND_TWCHT_SHIFT 8
  193. #define FTIM0_NAND_TWCHT(n) ((n) << FTIM0_NAND_TWCHT_SHIFT)
  194. #define FTIM0_NAND_TWH_SHIFT 0
  195. #define FTIM0_NAND_TWH(n) ((n) << FTIM0_NAND_TWH_SHIFT)
  196. /*
  197. * FTIM1 - NAND Flash Mode
  198. */
  199. #define FTIM1_NAND 0xFFFF3FFF
  200. #define FTIM1_NAND_TADLE_SHIFT 24
  201. #define FTIM1_NAND_TADLE(n) ((n) << FTIM1_NAND_TADLE_SHIFT)
  202. #define FTIM1_NAND_TWBE_SHIFT 16
  203. #define FTIM1_NAND_TWBE(n) ((n) << FTIM1_NAND_TWBE_SHIFT)
  204. #define FTIM1_NAND_TRR_SHIFT 8
  205. #define FTIM1_NAND_TRR(n) ((n) << FTIM1_NAND_TRR_SHIFT)
  206. #define FTIM1_NAND_TRP_SHIFT 0
  207. #define FTIM1_NAND_TRP(n) ((n) << FTIM1_NAND_TRP_SHIFT)
  208. /*
  209. * FTIM2 - NAND Flash Mode
  210. */
  211. #define FTIM2_NAND 0x1FE1F8FF
  212. #define FTIM2_NAND_TRAD_SHIFT 21
  213. #define FTIM2_NAND_TRAD(n) ((n) << FTIM2_NAND_TRAD_SHIFT)
  214. #define FTIM2_NAND_TREH_SHIFT 11
  215. #define FTIM2_NAND_TREH(n) ((n) << FTIM2_NAND_TREH_SHIFT)
  216. #define FTIM2_NAND_TWHRE_SHIFT 0
  217. #define FTIM2_NAND_TWHRE(n) ((n) << FTIM2_NAND_TWHRE_SHIFT)
  218. /*
  219. * FTIM3 - NAND Flash Mode
  220. */
  221. #define FTIM3_NAND 0xFF000000
  222. #define FTIM3_NAND_TWW_SHIFT 24
  223. #define FTIM3_NAND_TWW(n) ((n) << FTIM3_NAND_TWW_SHIFT)
  224. /*
  225. * FTIM0 - NOR Flash Mode
  226. */
  227. #define FTIM0_NOR 0xF03F3F3F
  228. #define FTIM0_NOR_TACSE_SHIFT 28
  229. #define FTIM0_NOR_TACSE(n) ((n) << FTIM0_NOR_TACSE_SHIFT)
  230. #define FTIM0_NOR_TEADC_SHIFT 16
  231. #define FTIM0_NOR_TEADC(n) ((n) << FTIM0_NOR_TEADC_SHIFT)
  232. #define FTIM0_NOR_TAVDS_SHIFT 8
  233. #define FTIM0_NOR_TAVDS(n) ((n) << FTIM0_NOR_TAVDS_SHIFT)
  234. #define FTIM0_NOR_TEAHC_SHIFT 0
  235. #define FTIM0_NOR_TEAHC(n) ((n) << FTIM0_NOR_TEAHC_SHIFT)
  236. /*
  237. * FTIM1 - NOR Flash Mode
  238. */
  239. #define FTIM1_NOR 0xFF003F3F
  240. #define FTIM1_NOR_TACO_SHIFT 24
  241. #define FTIM1_NOR_TACO(n) ((n) << FTIM1_NOR_TACO_SHIFT)
  242. #define FTIM1_NOR_TRAD_NOR_SHIFT 8
  243. #define FTIM1_NOR_TRAD_NOR(n) ((n) << FTIM1_NOR_TRAD_NOR_SHIFT)
  244. #define FTIM1_NOR_TSEQRAD_NOR_SHIFT 0
  245. #define FTIM1_NOR_TSEQRAD_NOR(n) ((n) << FTIM1_NOR_TSEQRAD_NOR_SHIFT)
  246. /*
  247. * FTIM2 - NOR Flash Mode
  248. */
  249. #define FTIM2_NOR 0x0F3CFCFF
  250. #define FTIM2_NOR_TCS_SHIFT 24
  251. #define FTIM2_NOR_TCS(n) ((n) << FTIM2_NOR_TCS_SHIFT)
  252. #define FTIM2_NOR_TCH_SHIFT 18
  253. #define FTIM2_NOR_TCH(n) ((n) << FTIM2_NOR_TCH_SHIFT)
  254. #define FTIM2_NOR_TWPH_SHIFT 10
  255. #define FTIM2_NOR_TWPH(n) ((n) << FTIM2_NOR_TWPH_SHIFT)
  256. #define FTIM2_NOR_TWP_SHIFT 0
  257. #define FTIM2_NOR_TWP(n) ((n) << FTIM2_NOR_TWP_SHIFT)
  258. /*
  259. * FTIM0 - Normal GPCM Mode
  260. */
  261. #define FTIM0_GPCM 0xF03F3F3F
  262. #define FTIM0_GPCM_TACSE_SHIFT 28
  263. #define FTIM0_GPCM_TACSE(n) ((n) << FTIM0_GPCM_TACSE_SHIFT)
  264. #define FTIM0_GPCM_TEADC_SHIFT 16
  265. #define FTIM0_GPCM_TEADC(n) ((n) << FTIM0_GPCM_TEADC_SHIFT)
  266. #define FTIM0_GPCM_TAVDS_SHIFT 8
  267. #define FTIM0_GPCM_TAVDS(n) ((n) << FTIM0_GPCM_TAVDS_SHIFT)
  268. #define FTIM0_GPCM_TEAHC_SHIFT 0
  269. #define FTIM0_GPCM_TEAHC(n) ((n) << FTIM0_GPCM_TEAHC_SHIFT)
  270. /*
  271. * FTIM1 - Normal GPCM Mode
  272. */
  273. #define FTIM1_GPCM 0xFF003F00
  274. #define FTIM1_GPCM_TACO_SHIFT 24
  275. #define FTIM1_GPCM_TACO(n) ((n) << FTIM1_GPCM_TACO_SHIFT)
  276. #define FTIM1_GPCM_TRAD_SHIFT 8
  277. #define FTIM1_GPCM_TRAD(n) ((n) << FTIM1_GPCM_TRAD_SHIFT)
  278. /*
  279. * FTIM2 - Normal GPCM Mode
  280. */
  281. #define FTIM2_GPCM 0x0F3C00FF
  282. #define FTIM2_GPCM_TCS_SHIFT 24
  283. #define FTIM2_GPCM_TCS(n) ((n) << FTIM2_GPCM_TCS_SHIFT)
  284. #define FTIM2_GPCM_TCH_SHIFT 18
  285. #define FTIM2_GPCM_TCH(n) ((n) << FTIM2_GPCM_TCH_SHIFT)
  286. #define FTIM2_GPCM_TWP_SHIFT 0
  287. #define FTIM2_GPCM_TWP(n) ((n) << FTIM2_GPCM_TWP_SHIFT)
  288. /*
  289. * Ready Busy Status Register (RB_STAT)
  290. */
  291. /* CSn is READY */
  292. #define IFC_RB_STAT_READY_CS0 0x80000000
  293. #define IFC_RB_STAT_READY_CS1 0x40000000
  294. #define IFC_RB_STAT_READY_CS2 0x20000000
  295. #define IFC_RB_STAT_READY_CS3 0x10000000
  296. /*
  297. * General Control Register (GCR)
  298. */
  299. #define IFC_GCR_MASK 0x8000F800
  300. /* reset all IFC hardware */
  301. #define IFC_GCR_SOFT_RST_ALL 0x80000000
  302. /* Turnaroud Time of external buffer */
  303. #define IFC_GCR_TBCTL_TRN_TIME 0x0000F800
  304. #define IFC_GCR_TBCTL_TRN_TIME_SHIFT 11
  305. /*
  306. * Common Event and Error Status Register (CM_EVTER_STAT)
  307. */
  308. /* Chip select error */
  309. #define IFC_CM_EVTER_STAT_CSER 0x80000000
  310. /*
  311. * Common Event and Error Enable Register (CM_EVTER_EN)
  312. */
  313. /* Chip select error checking enable */
  314. #define IFC_CM_EVTER_EN_CSEREN 0x80000000
  315. /*
  316. * Common Event and Error Interrupt Enable Register (CM_EVTER_INTR_EN)
  317. */
  318. /* Chip select error interrupt enable */
  319. #define IFC_CM_EVTER_INTR_EN_CSERIREN 0x80000000
  320. /*
  321. * Common Transfer Error Attribute Register-0 (CM_ERATTR0)
  322. */
  323. /* transaction type of error Read/Write */
  324. #define IFC_CM_ERATTR0_ERTYP_READ 0x80000000
  325. #define IFC_CM_ERATTR0_ERAID 0x0FF00000
  326. #define IFC_CM_ERATTR0_ESRCID 0x0000FF00
  327. /*
  328. * Clock Control Register (CCR)
  329. */
  330. #define IFC_CCR_MASK 0x0F0F8800
  331. /* Clock division ratio */
  332. #define IFC_CCR_CLK_DIV_MASK 0x0F000000
  333. #define IFC_CCR_CLK_DIV_SHIFT 24
  334. #define IFC_CCR_CLK_DIV(n) ((n-1) << IFC_CCR_CLK_DIV_SHIFT)
  335. /* IFC Clock Delay */
  336. #define IFC_CCR_CLK_DLY_MASK 0x000F0000
  337. #define IFC_CCR_CLK_DLY_SHIFT 16
  338. #define IFC_CCR_CLK_DLY(n) ((n) << IFC_CCR_CLK_DLY_SHIFT)
  339. /* Invert IFC clock before sending out */
  340. #define IFC_CCR_INV_CLK_EN 0x00008000
  341. /* Fedback IFC Clock */
  342. #define IFC_CCR_FB_IFC_CLK_SEL 0x00000800
  343. /*
  344. * Clock Status Register (CSR)
  345. */
  346. /* Clk is stable */
  347. #define IFC_CSR_CLK_STAT_STABLE 0x80000000
  348. /*
  349. * IFC_NAND Machine Specific Registers
  350. */
  351. /*
  352. * NAND Configuration Register (NCFGR)
  353. */
  354. /* Auto Boot Mode */
  355. #define IFC_NAND_NCFGR_BOOT 0x80000000
  356. /* SRAM INIT EN */
  357. #define IFC_NAND_SRAM_INIT_EN 0x20000000
  358. /* Addressing Mode-ROW0+n/COL0 */
  359. #define IFC_NAND_NCFGR_ADDR_MODE_RC0 0x00000000
  360. /* Addressing Mode-ROW0+n/COL0+n */
  361. #define IFC_NAND_NCFGR_ADDR_MODE_RC1 0x00400000
  362. /* Number of loop iterations of FIR sequences for multi page operations */
  363. #define IFC_NAND_NCFGR_NUM_LOOP_MASK 0x0000F000
  364. #define IFC_NAND_NCFGR_NUM_LOOP_SHIFT 12
  365. #define IFC_NAND_NCFGR_NUM_LOOP(n) ((n) << IFC_NAND_NCFGR_NUM_LOOP_SHIFT)
  366. /* Number of wait cycles */
  367. #define IFC_NAND_NCFGR_NUM_WAIT_MASK 0x000000FF
  368. #define IFC_NAND_NCFGR_NUM_WAIT_SHIFT 0
  369. /*
  370. * NAND Flash Command Registers (NAND_FCR0/NAND_FCR1)
  371. */
  372. /* General purpose FCM flash command bytes CMD0-CMD7 */
  373. #define IFC_NAND_FCR0_CMD0 0xFF000000
  374. #define IFC_NAND_FCR0_CMD0_SHIFT 24
  375. #define IFC_NAND_FCR0_CMD1 0x00FF0000
  376. #define IFC_NAND_FCR0_CMD1_SHIFT 16
  377. #define IFC_NAND_FCR0_CMD2 0x0000FF00
  378. #define IFC_NAND_FCR0_CMD2_SHIFT 8
  379. #define IFC_NAND_FCR0_CMD3 0x000000FF
  380. #define IFC_NAND_FCR0_CMD3_SHIFT 0
  381. #define IFC_NAND_FCR1_CMD4 0xFF000000
  382. #define IFC_NAND_FCR1_CMD4_SHIFT 24
  383. #define IFC_NAND_FCR1_CMD5 0x00FF0000
  384. #define IFC_NAND_FCR1_CMD5_SHIFT 16
  385. #define IFC_NAND_FCR1_CMD6 0x0000FF00
  386. #define IFC_NAND_FCR1_CMD6_SHIFT 8
  387. #define IFC_NAND_FCR1_CMD7 0x000000FF
  388. #define IFC_NAND_FCR1_CMD7_SHIFT 0
  389. /*
  390. * Flash ROW and COL Address Register (ROWn, COLn)
  391. */
  392. /* Main/spare region locator */
  393. #define IFC_NAND_COL_MS 0x80000000
  394. /* Column Address */
  395. #define IFC_NAND_COL_CA_MASK 0x00000FFF
  396. /*
  397. * NAND Flash Byte Count Register (NAND_BC)
  398. */
  399. /* Byte Count for read/Write */
  400. #define IFC_NAND_BC 0x000001FF
  401. /*
  402. * NAND Flash Instruction Registers (NAND_FIR0/NAND_FIR1/NAND_FIR2)
  403. */
  404. /* NAND Machine specific opcodes OP0-OP14*/
  405. #define IFC_NAND_FIR0_OP0 0xFC000000
  406. #define IFC_NAND_FIR0_OP0_SHIFT 26
  407. #define IFC_NAND_FIR0_OP1 0x03F00000
  408. #define IFC_NAND_FIR0_OP1_SHIFT 20
  409. #define IFC_NAND_FIR0_OP2 0x000FC000
  410. #define IFC_NAND_FIR0_OP2_SHIFT 14
  411. #define IFC_NAND_FIR0_OP3 0x00003F00
  412. #define IFC_NAND_FIR0_OP3_SHIFT 8
  413. #define IFC_NAND_FIR0_OP4 0x000000FC
  414. #define IFC_NAND_FIR0_OP4_SHIFT 2
  415. #define IFC_NAND_FIR1_OP5 0xFC000000
  416. #define IFC_NAND_FIR1_OP5_SHIFT 26
  417. #define IFC_NAND_FIR1_OP6 0x03F00000
  418. #define IFC_NAND_FIR1_OP6_SHIFT 20
  419. #define IFC_NAND_FIR1_OP7 0x000FC000
  420. #define IFC_NAND_FIR1_OP7_SHIFT 14
  421. #define IFC_NAND_FIR1_OP8 0x00003F00
  422. #define IFC_NAND_FIR1_OP8_SHIFT 8
  423. #define IFC_NAND_FIR1_OP9 0x000000FC
  424. #define IFC_NAND_FIR1_OP9_SHIFT 2
  425. #define IFC_NAND_FIR2_OP10 0xFC000000
  426. #define IFC_NAND_FIR2_OP10_SHIFT 26
  427. #define IFC_NAND_FIR2_OP11 0x03F00000
  428. #define IFC_NAND_FIR2_OP11_SHIFT 20
  429. #define IFC_NAND_FIR2_OP12 0x000FC000
  430. #define IFC_NAND_FIR2_OP12_SHIFT 14
  431. #define IFC_NAND_FIR2_OP13 0x00003F00
  432. #define IFC_NAND_FIR2_OP13_SHIFT 8
  433. #define IFC_NAND_FIR2_OP14 0x000000FC
  434. #define IFC_NAND_FIR2_OP14_SHIFT 2
  435. /*
  436. * Instruction opcodes to be programmed
  437. * in FIR registers- 6bits
  438. */
  439. enum ifc_nand_fir_opcodes {
  440. IFC_FIR_OP_NOP,
  441. IFC_FIR_OP_CA0,
  442. IFC_FIR_OP_CA1,
  443. IFC_FIR_OP_CA2,
  444. IFC_FIR_OP_CA3,
  445. IFC_FIR_OP_RA0,
  446. IFC_FIR_OP_RA1,
  447. IFC_FIR_OP_RA2,
  448. IFC_FIR_OP_RA3,
  449. IFC_FIR_OP_CMD0,
  450. IFC_FIR_OP_CMD1,
  451. IFC_FIR_OP_CMD2,
  452. IFC_FIR_OP_CMD3,
  453. IFC_FIR_OP_CMD4,
  454. IFC_FIR_OP_CMD5,
  455. IFC_FIR_OP_CMD6,
  456. IFC_FIR_OP_CMD7,
  457. IFC_FIR_OP_CW0,
  458. IFC_FIR_OP_CW1,
  459. IFC_FIR_OP_CW2,
  460. IFC_FIR_OP_CW3,
  461. IFC_FIR_OP_CW4,
  462. IFC_FIR_OP_CW5,
  463. IFC_FIR_OP_CW6,
  464. IFC_FIR_OP_CW7,
  465. IFC_FIR_OP_WBCD,
  466. IFC_FIR_OP_RBCD,
  467. IFC_FIR_OP_BTRD,
  468. IFC_FIR_OP_RDSTAT,
  469. IFC_FIR_OP_NWAIT,
  470. IFC_FIR_OP_WFR,
  471. IFC_FIR_OP_SBRD,
  472. IFC_FIR_OP_UA,
  473. IFC_FIR_OP_RB,
  474. };
  475. /*
  476. * NAND Chip Select Register (NAND_CSEL)
  477. */
  478. #define IFC_NAND_CSEL 0x0C000000
  479. #define IFC_NAND_CSEL_SHIFT 26
  480. #define IFC_NAND_CSEL_CS0 0x00000000
  481. #define IFC_NAND_CSEL_CS1 0x04000000
  482. #define IFC_NAND_CSEL_CS2 0x08000000
  483. #define IFC_NAND_CSEL_CS3 0x0C000000
  484. /*
  485. * NAND Operation Sequence Start (NANDSEQ_STRT)
  486. */
  487. /* NAND Flash Operation Start */
  488. #define IFC_NAND_SEQ_STRT_FIR_STRT 0x80000000
  489. /* Automatic Erase */
  490. #define IFC_NAND_SEQ_STRT_AUTO_ERS 0x00800000
  491. /* Automatic Program */
  492. #define IFC_NAND_SEQ_STRT_AUTO_PGM 0x00100000
  493. /* Automatic Copyback */
  494. #define IFC_NAND_SEQ_STRT_AUTO_CPB 0x00020000
  495. /* Automatic Read Operation */
  496. #define IFC_NAND_SEQ_STRT_AUTO_RD 0x00004000
  497. /* Automatic Status Read */
  498. #define IFC_NAND_SEQ_STRT_AUTO_STAT_RD 0x00000800
  499. /*
  500. * NAND Event and Error Status Register (NAND_EVTER_STAT)
  501. */
  502. /* Operation Complete */
  503. #define IFC_NAND_EVTER_STAT_OPC 0x80000000
  504. /* Flash Timeout Error */
  505. #define IFC_NAND_EVTER_STAT_FTOER 0x08000000
  506. /* Write Protect Error */
  507. #define IFC_NAND_EVTER_STAT_WPER 0x04000000
  508. /* ECC Error */
  509. #define IFC_NAND_EVTER_STAT_ECCER 0x02000000
  510. /* RCW Load Done */
  511. #define IFC_NAND_EVTER_STAT_RCW_DN 0x00008000
  512. /* Boot Loadr Done */
  513. #define IFC_NAND_EVTER_STAT_BOOT_DN 0x00004000
  514. /* Bad Block Indicator search select */
  515. #define IFC_NAND_EVTER_STAT_BBI_SRCH_SE 0x00000800
  516. /*
  517. * NAND Flash Page Read Completion Event Status Register
  518. * (PGRDCMPL_EVT_STAT)
  519. */
  520. #define PGRDCMPL_EVT_STAT_MASK 0xFFFF0000
  521. /* Small Page 0-15 Done */
  522. #define PGRDCMPL_EVT_STAT_SECTION_SP(n) (1 << (31 - (n)))
  523. /* Large Page(2K) 0-3 Done */
  524. #define PGRDCMPL_EVT_STAT_LP_2K(n) (0xF << (28 - (n)*4))
  525. /* Large Page(4K) 0-1 Done */
  526. #define PGRDCMPL_EVT_STAT_LP_4K(n) (0xFF << (24 - (n)*8))
  527. /*
  528. * NAND Event and Error Enable Register (NAND_EVTER_EN)
  529. */
  530. /* Operation complete event enable */
  531. #define IFC_NAND_EVTER_EN_OPC_EN 0x80000000
  532. /* Page read complete event enable */
  533. #define IFC_NAND_EVTER_EN_PGRDCMPL_EN 0x20000000
  534. /* Flash Timeout error enable */
  535. #define IFC_NAND_EVTER_EN_FTOER_EN 0x08000000
  536. /* Write Protect error enable */
  537. #define IFC_NAND_EVTER_EN_WPER_EN 0x04000000
  538. /* ECC error logging enable */
  539. #define IFC_NAND_EVTER_EN_ECCER_EN 0x02000000
  540. /*
  541. * NAND Event and Error Interrupt Enable Register (NAND_EVTER_INTR_EN)
  542. */
  543. /* Enable interrupt for operation complete */
  544. #define IFC_NAND_EVTER_INTR_OPCIR_EN 0x80000000
  545. /* Enable interrupt for Page read complete */
  546. #define IFC_NAND_EVTER_INTR_PGRDCMPLIR_EN 0x20000000
  547. /* Enable interrupt for Flash timeout error */
  548. #define IFC_NAND_EVTER_INTR_FTOERIR_EN 0x08000000
  549. /* Enable interrupt for Write protect error */
  550. #define IFC_NAND_EVTER_INTR_WPERIR_EN 0x04000000
  551. /* Enable interrupt for ECC error*/
  552. #define IFC_NAND_EVTER_INTR_ECCERIR_EN 0x02000000
  553. /*
  554. * NAND Transfer Error Attribute Register-0 (NAND_ERATTR0)
  555. */
  556. #define IFC_NAND_ERATTR0_MASK 0x0C080000
  557. /* Error on CS0-3 for NAND */
  558. #define IFC_NAND_ERATTR0_ERCS_CS0 0x00000000
  559. #define IFC_NAND_ERATTR0_ERCS_CS1 0x04000000
  560. #define IFC_NAND_ERATTR0_ERCS_CS2 0x08000000
  561. #define IFC_NAND_ERATTR0_ERCS_CS3 0x0C000000
  562. /* Transaction type of error Read/Write */
  563. #define IFC_NAND_ERATTR0_ERTTYPE_READ 0x00080000
  564. /*
  565. * NAND Flash Status Register (NAND_FSR)
  566. */
  567. /* First byte of data read from read status op */
  568. #define IFC_NAND_NFSR_RS0 0xFF000000
  569. /* Second byte of data read from read status op */
  570. #define IFC_NAND_NFSR_RS1 0x00FF0000
  571. /*
  572. * ECC Error Status Registers (ECCSTAT0-ECCSTAT3)
  573. */
  574. /* Number of ECC errors on sector n (n = 0-15) */
  575. #define IFC_NAND_ECCSTAT0_ERRCNT_SECTOR0_MASK 0x0F000000
  576. #define IFC_NAND_ECCSTAT0_ERRCNT_SECTOR0_SHIFT 24
  577. #define IFC_NAND_ECCSTAT0_ERRCNT_SECTOR1_MASK 0x000F0000
  578. #define IFC_NAND_ECCSTAT0_ERRCNT_SECTOR1_SHIFT 16
  579. #define IFC_NAND_ECCSTAT0_ERRCNT_SECTOR2_MASK 0x00000F00
  580. #define IFC_NAND_ECCSTAT0_ERRCNT_SECTOR2_SHIFT 8
  581. #define IFC_NAND_ECCSTAT0_ERRCNT_SECTOR3_MASK 0x0000000F
  582. #define IFC_NAND_ECCSTAT0_ERRCNT_SECTOR3_SHIFT 0
  583. #define IFC_NAND_ECCSTAT1_ERRCNT_SECTOR4_MASK 0x0F000000
  584. #define IFC_NAND_ECCSTAT1_ERRCNT_SECTOR4_SHIFT 24
  585. #define IFC_NAND_ECCSTAT1_ERRCNT_SECTOR5_MASK 0x000F0000
  586. #define IFC_NAND_ECCSTAT1_ERRCNT_SECTOR5_SHIFT 16
  587. #define IFC_NAND_ECCSTAT1_ERRCNT_SECTOR6_MASK 0x00000F00
  588. #define IFC_NAND_ECCSTAT1_ERRCNT_SECTOR6_SHIFT 8
  589. #define IFC_NAND_ECCSTAT1_ERRCNT_SECTOR7_MASK 0x0000000F
  590. #define IFC_NAND_ECCSTAT1_ERRCNT_SECTOR7_SHIFT 0
  591. #define IFC_NAND_ECCSTAT2_ERRCNT_SECTOR8_MASK 0x0F000000
  592. #define IFC_NAND_ECCSTAT2_ERRCNT_SECTOR8_SHIFT 24
  593. #define IFC_NAND_ECCSTAT2_ERRCNT_SECTOR9_MASK 0x000F0000
  594. #define IFC_NAND_ECCSTAT2_ERRCNT_SECTOR9_SHIFT 16
  595. #define IFC_NAND_ECCSTAT2_ERRCNT_SECTOR10_MASK 0x00000F00
  596. #define IFC_NAND_ECCSTAT2_ERRCNT_SECTOR10_SHIFT 8
  597. #define IFC_NAND_ECCSTAT2_ERRCNT_SECTOR11_MASK 0x0000000F
  598. #define IFC_NAND_ECCSTAT2_ERRCNT_SECTOR11_SHIFT 0
  599. #define IFC_NAND_ECCSTAT3_ERRCNT_SECTOR12_MASK 0x0F000000
  600. #define IFC_NAND_ECCSTAT3_ERRCNT_SECTOR12_SHIFT 24
  601. #define IFC_NAND_ECCSTAT3_ERRCNT_SECTOR13_MASK 0x000F0000
  602. #define IFC_NAND_ECCSTAT3_ERRCNT_SECTOR13_SHIFT 16
  603. #define IFC_NAND_ECCSTAT3_ERRCNT_SECTOR14_MASK 0x00000F00
  604. #define IFC_NAND_ECCSTAT3_ERRCNT_SECTOR14_SHIFT 8
  605. #define IFC_NAND_ECCSTAT3_ERRCNT_SECTOR15_MASK 0x0000000F
  606. #define IFC_NAND_ECCSTAT3_ERRCNT_SECTOR15_SHIFT 0
  607. /*
  608. * NAND Control Register (NANDCR)
  609. */
  610. #define IFC_NAND_NCR_FTOCNT_MASK 0x1E000000
  611. #define IFC_NAND_NCR_FTOCNT_SHIFT 25
  612. #define IFC_NAND_NCR_FTOCNT(n) ((LOG2(n) - 8) << IFC_NAND_NCR_FTOCNT_SHIFT)
  613. /*
  614. * NAND_AUTOBOOT_TRGR
  615. */
  616. /* Trigger RCW load */
  617. #define IFC_NAND_AUTOBOOT_TRGR_RCW_LD 0x80000000
  618. /* Trigget Auto Boot */
  619. #define IFC_NAND_AUTOBOOT_TRGR_BOOT_LD 0x20000000
  620. /*
  621. * NAND_MDR
  622. */
  623. /* 1st read data byte when opcode SBRD */
  624. #define IFC_NAND_MDR_RDATA0 0xFF000000
  625. /* 2nd read data byte when opcode SBRD */
  626. #define IFC_NAND_MDR_RDATA1 0x00FF0000
  627. /*
  628. * NOR Machine Specific Registers
  629. */
  630. /*
  631. * NOR Event and Error Status Register (NOR_EVTER_STAT)
  632. */
  633. /* NOR Command Sequence Operation Complete */
  634. #define IFC_NOR_EVTER_STAT_OPC_NOR 0x80000000
  635. /* Write Protect Error */
  636. #define IFC_NOR_EVTER_STAT_WPER 0x04000000
  637. /* Command Sequence Timeout Error */
  638. #define IFC_NOR_EVTER_STAT_STOER 0x01000000
  639. /*
  640. * NOR Event and Error Enable Register (NOR_EVTER_EN)
  641. */
  642. /* NOR Command Seq complete event enable */
  643. #define IFC_NOR_EVTER_EN_OPCEN_NOR 0x80000000
  644. /* Write Protect Error Checking Enable */
  645. #define IFC_NOR_EVTER_EN_WPEREN 0x04000000
  646. /* Timeout Error Enable */
  647. #define IFC_NOR_EVTER_EN_STOEREN 0x01000000
  648. /*
  649. * NOR Event and Error Interrupt Enable Register (NOR_EVTER_INTR_EN)
  650. */
  651. /* Enable interrupt for OPC complete */
  652. #define IFC_NOR_EVTER_INTR_OPCEN_NOR 0x80000000
  653. /* Enable interrupt for write protect error */
  654. #define IFC_NOR_EVTER_INTR_WPEREN 0x04000000
  655. /* Enable interrupt for timeout error */
  656. #define IFC_NOR_EVTER_INTR_STOEREN 0x01000000
  657. /*
  658. * NOR Transfer Error Attribute Register-0 (NOR_ERATTR0)
  659. */
  660. /* Source ID for error transaction */
  661. #define IFC_NOR_ERATTR0_ERSRCID 0xFF000000
  662. /* AXI ID for error transation */
  663. #define IFC_NOR_ERATTR0_ERAID 0x000FF000
  664. /* Chip select corresponds to NOR error */
  665. #define IFC_NOR_ERATTR0_ERCS_CS0 0x00000000
  666. #define IFC_NOR_ERATTR0_ERCS_CS1 0x00000010
  667. #define IFC_NOR_ERATTR0_ERCS_CS2 0x00000020
  668. #define IFC_NOR_ERATTR0_ERCS_CS3 0x00000030
  669. /* Type of transaction read/write */
  670. #define IFC_NOR_ERATTR0_ERTYPE_READ 0x00000001
  671. /*
  672. * NOR Transfer Error Attribute Register-2 (NOR_ERATTR2)
  673. */
  674. #define IFC_NOR_ERATTR2_ER_NUM_PHASE_EXP 0x000F0000
  675. #define IFC_NOR_ERATTR2_ER_NUM_PHASE_PER 0x00000F00
  676. /*
  677. * NOR Control Register (NORCR)
  678. */
  679. #define IFC_NORCR_MASK 0x0F0F0000
  680. /* No. of Address/Data Phase */
  681. #define IFC_NORCR_NUM_PHASE_MASK 0x0F000000
  682. #define IFC_NORCR_NUM_PHASE_SHIFT 24
  683. #define IFC_NORCR_NUM_PHASE(n) ((n-1) << IFC_NORCR_NUM_PHASE_SHIFT)
  684. /* Sequence Timeout Count */
  685. #define IFC_NORCR_STOCNT_MASK 0x000F0000
  686. #define IFC_NORCR_STOCNT_SHIFT 16
  687. #define IFC_NORCR_STOCNT(n) ((LOG2(n) - 8) << IFC_NORCR_STOCNT_SHIFT)
  688. /*
  689. * GPCM Machine specific registers
  690. */
  691. /*
  692. * GPCM Event and Error Status Register (GPCM_EVTER_STAT)
  693. */
  694. /* Timeout error */
  695. #define IFC_GPCM_EVTER_STAT_TOER 0x04000000
  696. /* Parity error */
  697. #define IFC_GPCM_EVTER_STAT_PER 0x01000000
  698. /*
  699. * GPCM Event and Error Enable Register (GPCM_EVTER_EN)
  700. */
  701. /* Timeout error enable */
  702. #define IFC_GPCM_EVTER_EN_TOER_EN 0x04000000
  703. /* Parity error enable */
  704. #define IFC_GPCM_EVTER_EN_PER_EN 0x01000000
  705. /*
  706. * GPCM Event and Error Interrupt Enable Register (GPCM_EVTER_INTR_EN)
  707. */
  708. /* Enable Interrupt for timeout error */
  709. #define IFC_GPCM_EEIER_TOERIR_EN 0x04000000
  710. /* Enable Interrupt for Parity error */
  711. #define IFC_GPCM_EEIER_PERIR_EN 0x01000000
  712. /*
  713. * GPCM Transfer Error Attribute Register-0 (GPCM_ERATTR0)
  714. */
  715. /* Source ID for error transaction */
  716. #define IFC_GPCM_ERATTR0_ERSRCID 0xFF000000
  717. /* AXI ID for error transaction */
  718. #define IFC_GPCM_ERATTR0_ERAID 0x000FF000
  719. /* Chip select corresponds to GPCM error */
  720. #define IFC_GPCM_ERATTR0_ERCS_CS0 0x00000000
  721. #define IFC_GPCM_ERATTR0_ERCS_CS1 0x00000040
  722. #define IFC_GPCM_ERATTR0_ERCS_CS2 0x00000080
  723. #define IFC_GPCM_ERATTR0_ERCS_CS3 0x000000C0
  724. /* Type of transaction read/Write */
  725. #define IFC_GPCM_ERATTR0_ERTYPE_READ 0x00000001
  726. /*
  727. * GPCM Transfer Error Attribute Register-2 (GPCM_ERATTR2)
  728. */
  729. /* On which beat of address/data parity error is observed */
  730. #define IFC_GPCM_ERATTR2_PERR_BEAT 0x00000C00
  731. /* Parity Error on byte */
  732. #define IFC_GPCM_ERATTR2_PERR_BYTE 0x000000F0
  733. /* Parity Error reported in addr or data phase */
  734. #define IFC_GPCM_ERATTR2_PERR_DATA_PHASE 0x00000001
  735. /*
  736. * GPCM Status Register (GPCM_STAT)
  737. */
  738. #define IFC_GPCM_STAT_BSY 0x80000000 /* GPCM is busy */
  739. #ifndef __ASSEMBLY__
  740. #include <asm/io.h>
  741. extern void print_ifc_regs(void);
  742. extern void init_early_memctl_regs(void);
  743. void init_final_memctl_regs(void);
  744. #define IFC_RREGS_4KOFFSET (4*1024)
  745. #define IFC_RREGS_64KOFFSET (64*1024)
  746. #define IFC_FCM_BASE_ADDR \
  747. ((struct fsl_ifc_fcm *)CONFIG_SYS_IFC_ADDR)
  748. #define get_ifc_cspr_ext(i) \
  749. (ifc_in32(&(IFC_FCM_BASE_ADDR)->cspr_cs[i].cspr_ext))
  750. #define get_ifc_cspr(i) \
  751. (ifc_in32(&(IFC_FCM_BASE_ADDR)->cspr_cs[i].cspr))
  752. #define get_ifc_csor_ext(i) \
  753. (ifc_in32(&(IFC_FCM_BASE_ADDR)->csor_cs[i].csor_ext))
  754. #define get_ifc_csor(i) \
  755. (ifc_in32(&(IFC_FCM_BASE_ADDR)->csor_cs[i].csor))
  756. #define get_ifc_amask(i) \
  757. (ifc_in32(&(IFC_FCM_BASE_ADDR)->amask_cs[i].amask))
  758. #define get_ifc_ftim(i, j) \
  759. (ifc_in32(&(IFC_FCM_BASE_ADDR)->ftim_cs[i].ftim[j]))
  760. #define set_ifc_cspr_ext(i, v) \
  761. (ifc_out32(&(IFC_FCM_BASE_ADDR)->cspr_cs[i].cspr_ext, v))
  762. #define set_ifc_cspr(i, v) \
  763. (ifc_out32(&(IFC_FCM_BASE_ADDR)->cspr_cs[i].cspr, v))
  764. #define set_ifc_csor_ext(i, v) \
  765. (ifc_out32(&(IFC_FCM_BASE_ADDR)->csor_cs[i].csor_ext, v))
  766. #define set_ifc_csor(i, v) \
  767. (ifc_out32(&(IFC_FCM_BASE_ADDR)->csor_cs[i].csor, v))
  768. #define set_ifc_amask(i, v) \
  769. (ifc_out32(&(IFC_FCM_BASE_ADDR)->amask_cs[i].amask, v))
  770. #define set_ifc_ftim(i, j, v) \
  771. (ifc_out32(&(IFC_FCM_BASE_ADDR)->ftim_cs[i].ftim[j], v))
  772. enum ifc_chip_sel {
  773. IFC_CS0,
  774. IFC_CS1,
  775. IFC_CS2,
  776. IFC_CS3,
  777. IFC_CS4,
  778. IFC_CS5,
  779. IFC_CS6,
  780. IFC_CS7,
  781. };
  782. enum ifc_ftims {
  783. IFC_FTIM0,
  784. IFC_FTIM1,
  785. IFC_FTIM2,
  786. IFC_FTIM3,
  787. };
  788. /*
  789. * IFC Controller NAND Machine registers
  790. */
  791. struct fsl_ifc_nand {
  792. u32 ncfgr;
  793. u32 res1[0x4];
  794. u32 nand_fcr0;
  795. u32 nand_fcr1;
  796. u32 res2[0x8];
  797. u32 row0;
  798. u32 res3;
  799. u32 col0;
  800. u32 res4;
  801. u32 row1;
  802. u32 res5;
  803. u32 col1;
  804. u32 res6;
  805. u32 row2;
  806. u32 res7;
  807. u32 col2;
  808. u32 res8;
  809. u32 row3;
  810. u32 res9;
  811. u32 col3;
  812. u32 res10[0x24];
  813. u32 nand_fbcr;
  814. u32 res11;
  815. u32 nand_fir0;
  816. u32 nand_fir1;
  817. u32 nand_fir2;
  818. u32 res12[0x10];
  819. u32 nand_csel;
  820. u32 res13;
  821. u32 nandseq_strt;
  822. u32 res14;
  823. u32 nand_evter_stat;
  824. u32 res15;
  825. u32 pgrdcmpl_evt_stat;
  826. u32 res16[0x2];
  827. u32 nand_evter_en;
  828. u32 res17[0x2];
  829. u32 nand_evter_intr_en;
  830. u32 nand_vol_addr_stat;
  831. u32 res18;
  832. u32 nand_erattr0;
  833. u32 nand_erattr1;
  834. u32 res19[0x10];
  835. u32 nand_fsr;
  836. u32 res20[0x1];
  837. u32 nand_eccstat[8];
  838. u32 res21[0x1c];
  839. u32 nanndcr;
  840. u32 res22[0x2];
  841. u32 nand_autoboot_trgr;
  842. u32 res23;
  843. u32 nand_mdr;
  844. u32 res24[0x1c];
  845. u32 nand_dll_lowcfg0;
  846. u32 nand_dll_lowcfg1;
  847. u32 res25;
  848. u32 nand_dll_lowstat;
  849. u32 res26[0x3C];
  850. };
  851. /*
  852. * IFC controller NOR Machine registers
  853. */
  854. struct fsl_ifc_nor {
  855. u32 nor_evter_stat;
  856. u32 res1[0x2];
  857. u32 nor_evter_en;
  858. u32 res2[0x2];
  859. u32 nor_evter_intr_en;
  860. u32 res3[0x2];
  861. u32 nor_erattr0;
  862. u32 nor_erattr1;
  863. u32 nor_erattr2;
  864. u32 res4[0x4];
  865. u32 norcr;
  866. u32 res5[0xEF];
  867. };
  868. /*
  869. * IFC controller GPCM Machine registers
  870. */
  871. struct fsl_ifc_gpcm {
  872. u32 gpcm_evter_stat;
  873. u32 res1[0x2];
  874. u32 gpcm_evter_en;
  875. u32 res2[0x2];
  876. u32 gpcm_evter_intr_en;
  877. u32 res3[0x2];
  878. u32 gpcm_erattr0;
  879. u32 gpcm_erattr1;
  880. u32 gpcm_erattr2;
  881. u32 gpcm_stat;
  882. };
  883. #ifdef CONFIG_SYS_FSL_IFC_BANK_COUNT
  884. #if (CONFIG_SYS_FSL_IFC_BANK_COUNT <= 8)
  885. #define IFC_CSPR_REG_LEN 148
  886. #define IFC_AMASK_REG_LEN 144
  887. #define IFC_CSOR_REG_LEN 144
  888. #define IFC_FTIM_REG_LEN 576
  889. #define IFC_CSPR_USED_LEN sizeof(struct fsl_ifc_cspr) * \
  890. CONFIG_SYS_FSL_IFC_BANK_COUNT
  891. #define IFC_AMASK_USED_LEN sizeof(struct fsl_ifc_amask) * \
  892. CONFIG_SYS_FSL_IFC_BANK_COUNT
  893. #define IFC_CSOR_USED_LEN sizeof(struct fsl_ifc_csor) * \
  894. CONFIG_SYS_FSL_IFC_BANK_COUNT
  895. #define IFC_FTIM_USED_LEN sizeof(struct fsl_ifc_ftim) * \
  896. CONFIG_SYS_FSL_IFC_BANK_COUNT
  897. #else
  898. #error IFC BANK count not vaild
  899. #endif
  900. #else
  901. #error IFC BANK count not defined
  902. #endif
  903. struct fsl_ifc_cspr {
  904. u32 cspr_ext;
  905. u32 cspr;
  906. u32 res;
  907. };
  908. struct fsl_ifc_amask {
  909. u32 amask;
  910. u32 res[0x2];
  911. };
  912. struct fsl_ifc_csor {
  913. u32 csor;
  914. u32 csor_ext;
  915. u32 res;
  916. };
  917. struct fsl_ifc_ftim {
  918. u32 ftim[4];
  919. u32 res[0x8];
  920. };
  921. /*
  922. * IFC Controller Global Registers
  923. * FCM - Flash control machine
  924. */
  925. struct fsl_ifc_fcm {
  926. u32 ifc_rev;
  927. u32 res1[0x2];
  928. struct fsl_ifc_cspr cspr_cs[CONFIG_SYS_FSL_IFC_BANK_COUNT];
  929. u8 res2[IFC_CSPR_REG_LEN - IFC_CSPR_USED_LEN];
  930. struct fsl_ifc_amask amask_cs[CONFIG_SYS_FSL_IFC_BANK_COUNT];
  931. u8 res3[IFC_AMASK_REG_LEN - IFC_AMASK_USED_LEN];
  932. struct fsl_ifc_csor csor_cs[CONFIG_SYS_FSL_IFC_BANK_COUNT];
  933. u8 res4[IFC_CSOR_REG_LEN - IFC_CSOR_USED_LEN];
  934. struct fsl_ifc_ftim ftim_cs[CONFIG_SYS_FSL_IFC_BANK_COUNT];
  935. u8 res5[IFC_FTIM_REG_LEN - IFC_FTIM_USED_LEN];
  936. u32 rb_stat;
  937. u32 rb_map;
  938. u32 wp_map;
  939. u32 ifc_gcr;
  940. u32 res7[0x2];
  941. u32 cm_evter_stat;
  942. u32 res8[0x2];
  943. u32 cm_evter_en;
  944. u32 res9[0x2];
  945. u32 cm_evter_intr_en;
  946. u32 res10[0x2];
  947. u32 cm_erattr0;
  948. u32 cm_erattr1;
  949. u32 res11[0x2];
  950. u32 ifc_ccr;
  951. u32 ifc_csr;
  952. u32 ddr_ccr_low;
  953. };
  954. struct fsl_ifc_runtime {
  955. struct fsl_ifc_nand ifc_nand;
  956. struct fsl_ifc_nor ifc_nor;
  957. struct fsl_ifc_gpcm ifc_gpcm;
  958. };
  959. struct fsl_ifc {
  960. struct fsl_ifc_fcm *gregs;
  961. struct fsl_ifc_runtime *rregs;
  962. };
  963. struct ifc_regs {
  964. const char *name;
  965. u32 pr;
  966. u32 pr_ext;
  967. u32 amask;
  968. u32 or;
  969. u32 ftim[4];
  970. u32 or_ext;
  971. u32 pr_final;
  972. u32 amask_final;
  973. };
  974. struct ifc_regs_info {
  975. struct ifc_regs *regs;
  976. u32 cs_size;
  977. };
  978. #ifdef CONFIG_SYS_FSL_ERRATUM_IFC_A002769
  979. #undef CSPR_MSEL_NOR
  980. #define CSPR_MSEL_NOR CSPR_MSEL_GPCM
  981. #endif
  982. #endif /* CONFIG_FSL_IFC */
  983. #endif /* __ASSEMBLY__ */
  984. #endif /* __FSL_IFC_H */