ftsmc020.h 1.9 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2009 Faraday Technology
  4. * Po-Yu Chuang <ratbert@faraday-tech.com>
  5. */
  6. /*
  7. * Static Memory Controller
  8. */
  9. #ifndef __FTSMC020_H
  10. #define __FTSMC020_H
  11. #ifndef __ASSEMBLY__
  12. struct ftsmc020_bank {
  13. unsigned int cr;
  14. unsigned int tpr;
  15. };
  16. struct ftsmc020 {
  17. struct ftsmc020_bank bank[4]; /* 0x00 - 0x1c */
  18. unsigned int pad[8]; /* 0x20 - 0x3c */
  19. unsigned int ssr; /* 0x40 */
  20. };
  21. void ftsmc020_init(void);
  22. #endif /* __ASSEMBLY__ */
  23. /*
  24. * Memory Bank Configuration Register
  25. */
  26. #define FTSMC020_BANK_ENABLE (1 << 28)
  27. #define FTSMC020_BANK_BASE(x) ((x) & 0x0fff1000)
  28. #define FTSMC020_BANK_WPROT (1 << 11)
  29. #define FTSMC020_BANK_TYPE1 (1 << 10)
  30. #define FTSMC020_BANK_TYPE2 (1 << 9)
  31. #define FTSMC020_BANK_TYPE3 (1 << 8)
  32. #define FTSMC020_BANK_SIZE_32K (0xb << 4)
  33. #define FTSMC020_BANK_SIZE_64K (0xc << 4)
  34. #define FTSMC020_BANK_SIZE_128K (0xd << 4)
  35. #define FTSMC020_BANK_SIZE_256K (0xe << 4)
  36. #define FTSMC020_BANK_SIZE_512K (0xf << 4)
  37. #define FTSMC020_BANK_SIZE_1M (0x0 << 4)
  38. #define FTSMC020_BANK_SIZE_2M (0x1 << 4)
  39. #define FTSMC020_BANK_SIZE_4M (0x2 << 4)
  40. #define FTSMC020_BANK_SIZE_8M (0x3 << 4)
  41. #define FTSMC020_BANK_SIZE_16M (0x4 << 4)
  42. #define FTSMC020_BANK_SIZE_32M (0x5 << 4)
  43. #define FTSMC020_BANK_SIZE_64M (0x6 << 4)
  44. #define FTSMC020_BANK_MBW_8 (0x0 << 0)
  45. #define FTSMC020_BANK_MBW_16 (0x1 << 0)
  46. #define FTSMC020_BANK_MBW_32 (0x2 << 0)
  47. /*
  48. * Memory Bank Timing Parameter Register
  49. */
  50. #define FTSMC020_TPR_ETRNA(x) (((x) & 0xf) << 28)
  51. #define FTSMC020_TPR_EATI(x) (((x) & 0xf) << 24)
  52. #define FTSMC020_TPR_RBE (1 << 20)
  53. #define FTSMC020_TPR_AST(x) (((x) & 0x3) << 18)
  54. #define FTSMC020_TPR_CTW(x) (((x) & 0x3) << 16)
  55. #define FTSMC020_TPR_ATI(x) (((x) & 0xf) << 12)
  56. #define FTSMC020_TPR_AT2(x) (((x) & 0x3) << 8)
  57. #define FTSMC020_TPR_WTC(x) (((x) & 0x3) << 6)
  58. #define FTSMC020_TPR_AHT(x) (((x) & 0x3) << 4)
  59. #define FTSMC020_TPR_TRNA(x) (((x) & 0xf) << 0)
  60. #endif /* __FTSMC020_H */