xlnx-zynqmp-power.h 772 B

123456789101112131415161718192021222324252627282930313233343536373839
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Copyright (C) 2018 Xilinx, Inc.
  4. */
  5. #ifndef _DT_BINDINGS_ZYNQMP_POWER_H
  6. #define _DT_BINDINGS_ZYNQMP_POWER_H
  7. #define PD_USB_0 22
  8. #define PD_USB_1 23
  9. #define PD_TTC_0 24
  10. #define PD_TTC_1 25
  11. #define PD_TTC_2 26
  12. #define PD_TTC_3 27
  13. #define PD_SATA 28
  14. #define PD_ETH_0 29
  15. #define PD_ETH_1 30
  16. #define PD_ETH_2 31
  17. #define PD_ETH_3 32
  18. #define PD_UART_0 33
  19. #define PD_UART_1 34
  20. #define PD_SPI_0 35
  21. #define PD_SPI_1 36
  22. #define PD_I2C_0 37
  23. #define PD_I2C_1 38
  24. #define PD_SD_0 39
  25. #define PD_SD_1 40
  26. #define PD_DP 41
  27. #define PD_GDMA 42
  28. #define PD_ADMA 43
  29. #define PD_NAND 44
  30. #define PD_QSPI 45
  31. #define PD_GPIO 46
  32. #define PD_CAN_0 47
  33. #define PD_CAN_1 48
  34. #define PD_GPU 58
  35. #define PD_PCIE 59
  36. #endif