omap.h 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * This header provides constants for OMAP pinctrl bindings.
  4. *
  5. * Copyright (C) 2009 Nokia
  6. * Copyright (C) 2009-2010 Texas Instruments
  7. */
  8. #ifndef _DT_BINDINGS_PINCTRL_OMAP_H
  9. #define _DT_BINDINGS_PINCTRL_OMAP_H
  10. /* 34xx mux mode options for each pin. See TRM for options */
  11. #define MUX_MODE0 0
  12. #define MUX_MODE1 1
  13. #define MUX_MODE2 2
  14. #define MUX_MODE3 3
  15. #define MUX_MODE4 4
  16. #define MUX_MODE5 5
  17. #define MUX_MODE6 6
  18. #define MUX_MODE7 7
  19. /* 24xx/34xx mux bit defines */
  20. #define PULL_ENA (1 << 3)
  21. #define PULL_UP (1 << 4)
  22. #define ALTELECTRICALSEL (1 << 5)
  23. /* 34xx specific mux bit defines */
  24. #define INPUT_EN (1 << 8)
  25. #define OFF_EN (1 << 9)
  26. #define OFFOUT_EN (1 << 10)
  27. #define OFFOUT_VAL (1 << 11)
  28. #define OFF_PULL_EN (1 << 12)
  29. #define OFF_PULL_UP (1 << 13)
  30. #define WAKEUP_EN (1 << 14)
  31. /* 44xx specific mux bit defines */
  32. #define WAKEUP_EVENT (1 << 15)
  33. /* Active pin states */
  34. #define PIN_OUTPUT 0
  35. #define PIN_OUTPUT_PULLUP (PIN_OUTPUT | PULL_ENA | PULL_UP)
  36. #define PIN_OUTPUT_PULLDOWN (PIN_OUTPUT | PULL_ENA)
  37. #define PIN_INPUT INPUT_EN
  38. #define PIN_INPUT_PULLUP (PULL_ENA | INPUT_EN | PULL_UP)
  39. #define PIN_INPUT_PULLDOWN (PULL_ENA | INPUT_EN)
  40. /* Off mode states */
  41. #define PIN_OFF_NONE 0
  42. #define PIN_OFF_OUTPUT_HIGH (OFF_EN | OFFOUT_EN | OFFOUT_VAL)
  43. #define PIN_OFF_OUTPUT_LOW (OFF_EN | OFFOUT_EN)
  44. #define PIN_OFF_INPUT_PULLUP (OFF_EN | OFF_PULL_EN | OFF_PULL_UP)
  45. #define PIN_OFF_INPUT_PULLDOWN (OFF_EN | OFF_PULL_EN)
  46. #define PIN_OFF_WAKEUPENABLE WAKEUP_EN
  47. /*
  48. * Macros to allow using the absolute physical address instead of the
  49. * padconf registers instead of the offset from padconf base.
  50. */
  51. #define OMAP_IOPAD_OFFSET(pa, offset) (((pa) & 0xffff) - (offset))
  52. #define OMAP2420_CORE_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x0030) (val)
  53. #define OMAP2430_CORE_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x2030) (val)
  54. #define OMAP3_CORE1_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x2030) (val)
  55. #define OMAP3430_CORE2_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x25d8) (val)
  56. #define OMAP3630_CORE2_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x25a0) (val)
  57. #define OMAP3_WKUP_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x2a00) (val)
  58. #define DM814X_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x0800) (val)
  59. #define DM816X_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x0800) (val)
  60. #define AM33XX_IOPAD(pa, val) OMAP_IOPAD_OFFSET((pa), 0x0800) (val)
  61. /*
  62. * Macros to allow using the offset from the padconf physical address
  63. * instead of the offset from padconf base.
  64. */
  65. #define OMAP_PADCONF_OFFSET(offset, base_offset) ((offset) - (base_offset))
  66. #define OMAP4_IOPAD(offset, val) OMAP_PADCONF_OFFSET((offset), 0x0040) (val)
  67. #define OMAP5_IOPAD(offset, val) OMAP_PADCONF_OFFSET((offset), 0x0040) (val)
  68. /*
  69. * Define some commonly used pins configured by the boards.
  70. * Note that some boards use alternative pins, so check
  71. * the schematics before using these.
  72. */
  73. #define OMAP3_UART1_RX 0x152
  74. #define OMAP3_UART2_RX 0x14a
  75. #define OMAP3_UART3_RX 0x16e
  76. #define OMAP4_UART2_RX 0xdc
  77. #define OMAP4_UART3_RX 0x104
  78. #define OMAP4_UART4_RX 0x11c
  79. #endif