stm32f7-rcc.h 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * This header provides constants for the STM32F7 RCC IP
  4. */
  5. #ifndef _DT_BINDINGS_MFD_STM32F7_RCC_H
  6. #define _DT_BINDINGS_MFD_STM32F7_RCC_H
  7. /* AHB1 */
  8. #define STM32F7_RCC_AHB1_GPIOA 0
  9. #define STM32F7_RCC_AHB1_GPIOB 1
  10. #define STM32F7_RCC_AHB1_GPIOC 2
  11. #define STM32F7_RCC_AHB1_GPIOD 3
  12. #define STM32F7_RCC_AHB1_GPIOE 4
  13. #define STM32F7_RCC_AHB1_GPIOF 5
  14. #define STM32F7_RCC_AHB1_GPIOG 6
  15. #define STM32F7_RCC_AHB1_GPIOH 7
  16. #define STM32F7_RCC_AHB1_GPIOI 8
  17. #define STM32F7_RCC_AHB1_GPIOJ 9
  18. #define STM32F7_RCC_AHB1_GPIOK 10
  19. #define STM32F7_RCC_AHB1_CRC 12
  20. #define STM32F7_RCC_AHB1_BKPSRAM 18
  21. #define STM32F7_RCC_AHB1_DTCMRAM 20
  22. #define STM32F7_RCC_AHB1_DMA1 21
  23. #define STM32F7_RCC_AHB1_DMA2 22
  24. #define STM32F7_RCC_AHB1_DMA2D 23
  25. #define STM32F7_RCC_AHB1_ETHMAC 25
  26. #define STM32F7_RCC_AHB1_ETHMACTX 26
  27. #define STM32F7_RCC_AHB1_ETHMACRX 27
  28. #define STM32FF_RCC_AHB1_ETHMACPTP 28
  29. #define STM32F7_RCC_AHB1_OTGHS 29
  30. #define STM32F7_RCC_AHB1_OTGHSULPI 30
  31. #define STM32F7_AHB1_RESET(bit) (STM32F7_RCC_AHB1_##bit + (0x10 * 8))
  32. #define STM32F7_AHB1_CLOCK(bit) (STM32F7_RCC_AHB1_##bit)
  33. /* AHB2 */
  34. #define STM32F7_RCC_AHB2_DCMI 0
  35. #define STM32F7_RCC_AHB2_CRYP 4
  36. #define STM32F7_RCC_AHB2_HASH 5
  37. #define STM32F7_RCC_AHB2_RNG 6
  38. #define STM32F7_RCC_AHB2_OTGFS 7
  39. #define STM32F7_AHB2_RESET(bit) (STM32F7_RCC_AHB2_##bit + (0x14 * 8))
  40. #define STM32F7_AHB2_CLOCK(bit) (STM32F7_RCC_AHB2_##bit + 0x20)
  41. /* AHB3 */
  42. #define STM32F7_RCC_AHB3_FMC 0
  43. #define STM32F7_RCC_AHB3_QSPI 1
  44. #define STM32F7_AHB3_RESET(bit) (STM32F7_RCC_AHB3_##bit + (0x18 * 8))
  45. #define STM32F7_AHB3_CLOCK(bit) (STM32F7_RCC_AHB3_##bit + 0x40)
  46. /* APB1 */
  47. #define STM32F7_RCC_APB1_TIM2 0
  48. #define STM32F7_RCC_APB1_TIM3 1
  49. #define STM32F7_RCC_APB1_TIM4 2
  50. #define STM32F7_RCC_APB1_TIM5 3
  51. #define STM32F7_RCC_APB1_TIM6 4
  52. #define STM32F7_RCC_APB1_TIM7 5
  53. #define STM32F7_RCC_APB1_TIM12 6
  54. #define STM32F7_RCC_APB1_TIM13 7
  55. #define STM32F7_RCC_APB1_TIM14 8
  56. #define STM32F7_RCC_APB1_LPTIM1 9
  57. #define STM32F7_RCC_APB1_WWDG 11
  58. #define STM32F7_RCC_APB1_SPI2 14
  59. #define STM32F7_RCC_APB1_SPI3 15
  60. #define STM32F7_RCC_APB1_SPDIFRX 16
  61. #define STM32F7_RCC_APB1_UART2 17
  62. #define STM32F7_RCC_APB1_UART3 18
  63. #define STM32F7_RCC_APB1_UART4 19
  64. #define STM32F7_RCC_APB1_UART5 20
  65. #define STM32F7_RCC_APB1_I2C1 21
  66. #define STM32F7_RCC_APB1_I2C2 22
  67. #define STM32F7_RCC_APB1_I2C3 23
  68. #define STM32F7_RCC_APB1_I2C4 24
  69. #define STM32F7_RCC_APB1_CAN1 25
  70. #define STM32F7_RCC_APB1_CAN2 26
  71. #define STM32F7_RCC_APB1_CEC 27
  72. #define STM32F7_RCC_APB1_PWR 28
  73. #define STM32F7_RCC_APB1_DAC 29
  74. #define STM32F7_RCC_APB1_UART7 30
  75. #define STM32F7_RCC_APB1_UART8 31
  76. #define STM32F7_APB1_RESET(bit) (STM32F7_RCC_APB1_##bit + (0x20 * 8))
  77. #define STM32F7_APB1_CLOCK(bit) (STM32F7_RCC_APB1_##bit + 0x80)
  78. /* APB2 */
  79. #define STM32F7_RCC_APB2_TIM1 0
  80. #define STM32F7_RCC_APB2_TIM8 1
  81. #define STM32F7_RCC_APB2_USART1 4
  82. #define STM32F7_RCC_APB2_USART6 5
  83. #define STM32F7_RCC_APB2_SDMMC2 7
  84. #define STM32F7_RCC_APB2_ADC1 8
  85. #define STM32F7_RCC_APB2_ADC2 9
  86. #define STM32F7_RCC_APB2_ADC3 10
  87. #define STM32F7_RCC_APB2_SDMMC1 11
  88. #define STM32F7_RCC_APB2_SPI1 12
  89. #define STM32F7_RCC_APB2_SPI4 13
  90. #define STM32F7_RCC_APB2_SYSCFG 14
  91. #define STM32F7_RCC_APB2_TIM9 16
  92. #define STM32F7_RCC_APB2_TIM10 17
  93. #define STM32F7_RCC_APB2_TIM11 18
  94. #define STM32F7_RCC_APB2_SPI5 20
  95. #define STM32F7_RCC_APB2_SPI6 21
  96. #define STM32F7_RCC_APB2_SAI1 22
  97. #define STM32F7_RCC_APB2_SAI2 23
  98. #define STM32F7_RCC_APB2_LTDC 26
  99. #define STM32F7_RCC_APB2_DSI 27
  100. #define STM32F7_APB2_RESET(bit) (STM32F7_RCC_APB2_##bit + (0x24 * 8))
  101. #define STM32F7_APB2_CLOCK(bit) (STM32F7_RCC_APB2_##bit + 0xA0)
  102. #endif /* _DT_BINDINGS_MFD_STM32F7_RCC_H */