dbx500-prcmu.h 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * This header provides constants for the PRCMU bindings.
  4. *
  5. */
  6. #ifndef _DT_BINDINGS_MFD_PRCMU_H
  7. #define _DT_BINDINGS_MFD_PRCMU_H
  8. /*
  9. * Clock identifiers.
  10. */
  11. #define ARMCLK 0
  12. #define PRCMU_ACLK 1
  13. #define PRCMU_SVAMMCSPCLK 2
  14. #define PRCMU_SDMMCHCLK 2 /* DBx540 only. */
  15. #define PRCMU_SIACLK 3
  16. #define PRCMU_SIAMMDSPCLK 3 /* DBx540 only. */
  17. #define PRCMU_SGACLK 4
  18. #define PRCMU_UARTCLK 5
  19. #define PRCMU_MSP02CLK 6
  20. #define PRCMU_MSP1CLK 7
  21. #define PRCMU_I2CCLK 8
  22. #define PRCMU_SDMMCCLK 9
  23. #define PRCMU_SLIMCLK 10
  24. #define PRCMU_CAMCLK 10 /* DBx540 only. */
  25. #define PRCMU_PER1CLK 11
  26. #define PRCMU_PER2CLK 12
  27. #define PRCMU_PER3CLK 13
  28. #define PRCMU_PER5CLK 14
  29. #define PRCMU_PER6CLK 15
  30. #define PRCMU_PER7CLK 16
  31. #define PRCMU_LCDCLK 17
  32. #define PRCMU_BMLCLK 18
  33. #define PRCMU_HSITXCLK 19
  34. #define PRCMU_HSIRXCLK 20
  35. #define PRCMU_HDMICLK 21
  36. #define PRCMU_APEATCLK 22
  37. #define PRCMU_APETRACECLK 23
  38. #define PRCMU_MCDECLK 24
  39. #define PRCMU_IPI2CCLK 25
  40. #define PRCMU_DSIALTCLK 26
  41. #define PRCMU_DMACLK 27
  42. #define PRCMU_B2R2CLK 28
  43. #define PRCMU_TVCLK 29
  44. #define SPARE_UNIPROCLK 30
  45. #define PRCMU_SSPCLK 31
  46. #define PRCMU_RNGCLK 32
  47. #define PRCMU_UICCCLK 33
  48. #define PRCMU_G1CLK 34 /* DBx540 only. */
  49. #define PRCMU_HVACLK 35 /* DBx540 only. */
  50. #define PRCMU_SPARE1CLK 36
  51. #define PRCMU_SPARE2CLK 37
  52. #define PRCMU_NUM_REG_CLOCKS 38
  53. #define PRCMU_RTCCLK PRCMU_NUM_REG_CLOCKS
  54. #define PRCMU_SYSCLK 39
  55. #define PRCMU_CDCLK 40
  56. #define PRCMU_TIMCLK 41
  57. #define PRCMU_PLLSOC0 42
  58. #define PRCMU_PLLSOC1 43
  59. #define PRCMU_ARMSS 44
  60. #define PRCMU_PLLDDR 45
  61. /* DSI Clocks */
  62. #define PRCMU_PLLDSI 46
  63. #define PRCMU_DSI0CLK 47
  64. #define PRCMU_DSI1CLK 48
  65. #define PRCMU_DSI0ESCCLK 49
  66. #define PRCMU_DSI1ESCCLK 50
  67. #define PRCMU_DSI2ESCCLK 51
  68. /* LCD DSI PLL - Ux540 only */
  69. #define PRCMU_PLLDSI_LCD 52
  70. #define PRCMU_DSI0CLK_LCD 53
  71. #define PRCMU_DSI1CLK_LCD 54
  72. #define PRCMU_DSI0ESCCLK_LCD 55
  73. #define PRCMU_DSI1ESCCLK_LCD 56
  74. #define PRCMU_DSI2ESCCLK_LCD 57
  75. #define PRCMU_NUM_CLKS 58
  76. #endif