r8a774c0-cpg-mssr.h 1.7 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Copyright (C) 2020 Renesas Electronics Corp.
  4. */
  5. #ifndef __DT_BINDINGS_CLOCK_R8A774C0_CPG_MSSR_H__
  6. #define __DT_BINDINGS_CLOCK_R8A774C0_CPG_MSSR_H__
  7. #include <dt-bindings/clock/renesas-cpg-mssr.h>
  8. /* r8a774c0 CPG Core Clocks */
  9. #define R8A774C0_CLK_Z2 0
  10. #define R8A774C0_CLK_ZG 1
  11. #define R8A774C0_CLK_ZTR 2
  12. #define R8A774C0_CLK_ZT 3
  13. #define R8A774C0_CLK_ZX 4
  14. #define R8A774C0_CLK_S0D1 5
  15. #define R8A774C0_CLK_S0D3 6
  16. #define R8A774C0_CLK_S0D6 7
  17. #define R8A774C0_CLK_S0D12 8
  18. #define R8A774C0_CLK_S0D24 9
  19. #define R8A774C0_CLK_S1D1 10
  20. #define R8A774C0_CLK_S1D2 11
  21. #define R8A774C0_CLK_S1D4 12
  22. #define R8A774C0_CLK_S2D1 13
  23. #define R8A774C0_CLK_S2D2 14
  24. #define R8A774C0_CLK_S2D4 15
  25. #define R8A774C0_CLK_S3D1 16
  26. #define R8A774C0_CLK_S3D2 17
  27. #define R8A774C0_CLK_S3D4 18
  28. #define R8A774C0_CLK_S0D6C 19
  29. #define R8A774C0_CLK_S3D1C 20
  30. #define R8A774C0_CLK_S3D2C 21
  31. #define R8A774C0_CLK_S3D4C 22
  32. #define R8A774C0_CLK_LB 23
  33. #define R8A774C0_CLK_CL 24
  34. #define R8A774C0_CLK_ZB3 25
  35. #define R8A774C0_CLK_ZB3D2 26
  36. #define R8A774C0_CLK_CR 27
  37. #define R8A774C0_CLK_CRD2 28
  38. #define R8A774C0_CLK_SD0H 29
  39. #define R8A774C0_CLK_SD0 30
  40. #define R8A774C0_CLK_SD1H 31
  41. #define R8A774C0_CLK_SD1 32
  42. #define R8A774C0_CLK_SD3H 33
  43. #define R8A774C0_CLK_SD3 34
  44. #define R8A774C0_CLK_RPC 35
  45. #define R8A774C0_CLK_RPCD2 36
  46. #define R8A774C0_CLK_ZA2 37
  47. #define R8A774C0_CLK_ZA8 38
  48. #define R8A774C0_CLK_Z2D 39
  49. #define R8A774C0_CLK_MSO 40
  50. #define R8A774C0_CLK_R 41
  51. #define R8A774C0_CLK_OSC 42
  52. #define R8A774C0_CLK_LV0 43
  53. #define R8A774C0_CLK_LV1 44
  54. #define R8A774C0_CLK_CSI0 45
  55. #define R8A774C0_CLK_CP 46
  56. #define R8A774C0_CLK_CPEX 47
  57. #define R8A774C0_CLK_CANFD 48
  58. #endif /* __DT_BINDINGS_CLOCK_R8A774C0_CPG_MSSR_H__ */