xpedite537x.h 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2008 Extreme Engineering Solutions, Inc.
  4. * Copyright 2007-2008 Freescale Semiconductor, Inc.
  5. */
  6. /*
  7. * xpedite537x board configuration file
  8. */
  9. #ifndef __CONFIG_H
  10. #define __CONFIG_H
  11. /*
  12. * High Level Configuration Options
  13. */
  14. #define CONFIG_SYS_BOARD_NAME "XPedite5370"
  15. #define CONFIG_SYS_FORM_3U_VPX 1
  16. #define CONFIG_PCI_SCAN_SHOW 1 /* show pci devices on startup */
  17. #define CONFIG_PCIE1 1 /* PCIE controller 1 */
  18. #define CONFIG_PCIE2 1 /* PCIE controller 2 */
  19. #define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */
  20. #define CONFIG_PCI_INDIRECT_BRIDGE 1 /* indirect PCI bridge support */
  21. #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
  22. /*
  23. * Multicore config
  24. */
  25. #define CONFIG_BPTR_VIRT_ADDR 0xee000000 /* virt boot page address */
  26. #define CONFIG_MPC8xxx_DISABLE_BPTR /* Don't leave BPTR enabled */
  27. /*
  28. * DDR config
  29. */
  30. #define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup */
  31. #define CONFIG_DDR_SPD
  32. #define CONFIG_MEM_INIT_VALUE 0xdeadbeef
  33. #define SPD_EEPROM_ADDRESS1 0x54 /* Both channels use the */
  34. #define SPD_EEPROM_ADDRESS2 0x54 /* same SPD data */
  35. #define SPD_EEPROM_OFFSET 0x200 /* OFFSET of SPD in EEPROM */
  36. #define CONFIG_DIMM_SLOTS_PER_CTLR 1
  37. #define CONFIG_CHIP_SELECTS_PER_CTRL 1
  38. #define CONFIG_DDR_ECC
  39. #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
  40. #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory*/
  41. #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
  42. #define CONFIG_VERY_BIG_RAM
  43. #ifndef __ASSEMBLY__
  44. #include <linux/stringify.h>
  45. extern unsigned long get_board_sys_clk(unsigned long dummy);
  46. extern unsigned long get_board_ddr_clk(unsigned long dummy);
  47. #endif
  48. #define CONFIG_SYS_CLK_FREQ get_board_sys_clk(0) /* sysclk for MPC85xx */
  49. #define CONFIG_DDR_CLK_FREQ get_board_ddr_clk(0) /* ddrclk for MPC85xx */
  50. /*
  51. * These can be toggled for performance analysis, otherwise use default.
  52. */
  53. #define CONFIG_L2_CACHE /* toggle L2 cache */
  54. #define CONFIG_BTB /* toggle branch predition */
  55. #define CONFIG_ENABLE_36BIT_PHYS 1
  56. #define CONFIG_SYS_CCSRBAR 0xef000000
  57. #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
  58. /*
  59. * Diagnostics
  60. */
  61. #define CONFIG_POST (CONFIG_SYS_POST_MEMORY | \
  62. CONFIG_SYS_POST_I2C)
  63. /* The XPedite5370 can host an XMC which has an EEPROM at address 0x50 */
  64. #define I2C_ADDR_IGNORE_LIST {0x50}
  65. /*
  66. * Memory map
  67. * 0x0000_0000 0x7fff_ffff DDR 2G Cacheable
  68. * 0x8000_0000 0xbfff_ffff PCIe1 Mem 1G non-cacheable
  69. * 0xc000_0000 0xcfff_ffff PCIe2 Mem 256M non-cacheable
  70. * 0xe000_0000 0xe7ff_ffff SRAM/SSRAM/L1 Cache 128M non-cacheable
  71. * 0xe800_0000 0xe87f_ffff PCIe1 IO 8M non-cacheable
  72. * 0xe880_0000 0xe8ff_ffff PCIe2 IO 8M non-cacheable
  73. * 0xee00_0000 0xee00_ffff Boot page translation 4K non-cacheable
  74. * 0xef00_0000 0xef0f_ffff CCSR/IMMR 1M non-cacheable
  75. * 0xef80_0000 0xef8f_ffff NAND Flash 1M non-cacheable
  76. * 0xf000_0000 0xf7ff_ffff NOR Flash 2 128M non-cacheable
  77. * 0xf800_0000 0xffff_ffff NOR Flash 1 128M non-cacheable
  78. */
  79. #define CONFIG_SYS_LBC_LCRR (LCRR_CLKDIV_8 | LCRR_EADC_3)
  80. /*
  81. * NAND flash configuration
  82. */
  83. #define CONFIG_SYS_NAND_BASE 0xef800000
  84. #define CONFIG_SYS_NAND_BASE2 0xef840000 /* Unused at this time */
  85. #define CONFIG_SYS_NAND_BASE_LIST {CONFIG_SYS_NAND_BASE, \
  86. CONFIG_SYS_NAND_BASE2}
  87. #define CONFIG_SYS_MAX_NAND_DEVICE 2
  88. #define CONFIG_NAND_FSL_ELBC
  89. /*
  90. * NOR flash configuration
  91. */
  92. #define CONFIG_SYS_FLASH_BASE 0xf8000000
  93. #define CONFIG_SYS_FLASH_BASE2 0xf0000000
  94. #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FLASH_BASE2}
  95. #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */
  96. #define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */
  97. #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
  98. #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
  99. #define CONFIG_SYS_FLASH_AUTOPROTECT_LIST { {0xfff40000, 0xc0000}, \
  100. {0xf7f40000, 0xc0000} }
  101. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
  102. /*
  103. * Chip select configuration
  104. */
  105. /* NOR Flash 0 on CS0 */
  106. #define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | \
  107. BR_PS_16 | \
  108. BR_V)
  109. #define CONFIG_SYS_OR0_PRELIM (OR_AM_128MB | \
  110. OR_GPCM_CSNT | \
  111. OR_GPCM_XACS | \
  112. OR_GPCM_ACS_DIV2 | \
  113. OR_GPCM_SCY_8 | \
  114. OR_GPCM_TRLX | \
  115. OR_GPCM_EHTR | \
  116. OR_GPCM_EAD)
  117. /* NOR Flash 1 on CS1 */
  118. #define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_FLASH_BASE2 | \
  119. BR_PS_16 | \
  120. BR_V)
  121. #define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_OR0_PRELIM
  122. /* NAND flash on CS2 */
  123. #define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_NAND_BASE | \
  124. (2<<BR_DECC_SHIFT) | \
  125. BR_PS_8 | \
  126. BR_MS_FCM | \
  127. BR_V)
  128. /* NAND flash on CS2 */
  129. #define CONFIG_SYS_OR2_PRELIM (OR_AM_256KB | \
  130. OR_FCM_PGS | \
  131. OR_FCM_CSCT | \
  132. OR_FCM_CST | \
  133. OR_FCM_CHT | \
  134. OR_FCM_SCY_1 | \
  135. OR_FCM_TRLX | \
  136. OR_FCM_EHTR)
  137. /* NAND flash on CS3 */
  138. #define CONFIG_SYS_BR3_PRELIM (CONFIG_SYS_NAND_BASE2 | \
  139. (2<<BR_DECC_SHIFT) | \
  140. BR_PS_8 | \
  141. BR_MS_FCM | \
  142. BR_V)
  143. #define CONFIG_SYS_OR3_PRELIM CONFIG_SYS_OR2_PRELIM
  144. /*
  145. * Use L1 as initial stack
  146. */
  147. #define CONFIG_SYS_INIT_RAM_LOCK 1
  148. #define CONFIG_SYS_INIT_RAM_ADDR 0xe0000000
  149. #define CONFIG_SYS_INIT_RAM_SIZE 0x00004000
  150. #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  151. #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
  152. #define CONFIG_SYS_MONITOR_LEN (512 * 1024) /* Reserve 512 KB for Mon */
  153. #define CONFIG_SYS_MALLOC_LEN (1024 * 1024) /* Reserved for malloc */
  154. /*
  155. * Serial Port
  156. */
  157. #define CONFIG_SYS_NS16550_SERIAL
  158. #define CONFIG_SYS_NS16550_REG_SIZE 1
  159. #define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
  160. #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
  161. #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
  162. #define CONFIG_SYS_BAUDRATE_TABLE \
  163. {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200}
  164. #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
  165. #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
  166. /*
  167. * I2C
  168. */
  169. #define CONFIG_SYS_I2C
  170. #define CONFIG_SYS_I2C_FSL
  171. #define CONFIG_SYS_FSL_I2C_SPEED 400000
  172. #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
  173. #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
  174. #define CONFIG_SYS_FSL_I2C2_SPEED 400000
  175. #define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
  176. #define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100
  177. #define CONFIG_SYS_I2C_NOPROBES { {0, 0x69} }
  178. /* PEX8518 slave I2C interface */
  179. #define CONFIG_SYS_I2C_PEX8518_ADDR 0x70
  180. /* I2C DS1631 temperature sensor */
  181. #define CONFIG_SYS_I2C_LM90_ADDR 0x4c
  182. /* I2C EEPROM - AT24C128B */
  183. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x54
  184. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
  185. #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 6 /* 64 byte pages */
  186. #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* take up to 10 msec */
  187. /* I2C RTC */
  188. #define CONFIG_RTC_M41T11 1
  189. #define CONFIG_SYS_I2C_RTC_ADDR 0x68
  190. #define CONFIG_SYS_M41T11_BASE_YEAR 2000
  191. /* GPIO */
  192. #define CONFIG_PCA953X
  193. #define CONFIG_SYS_I2C_PCA953X_ADDR0 0x18
  194. #define CONFIG_SYS_I2C_PCA953X_ADDR1 0x1c
  195. #define CONFIG_SYS_I2C_PCA953X_ADDR2 0x1e
  196. #define CONFIG_SYS_I2C_PCA953X_ADDR3 0x1f
  197. #define CONFIG_SYS_I2C_PCA953X_ADDR CONFIG_SYS_I2C_PCA953X_ADDR0
  198. /*
  199. * PU = pulled high, PD = pulled low
  200. * I = input, O = output, IO = input/output
  201. */
  202. /* PCA9557 @ 0x18*/
  203. #define CONFIG_SYS_PCA953X_C0_SER0_EN 0x01 /* PU; UART0 enable (1: enabled) */
  204. #define CONFIG_SYS_PCA953X_C0_SER0_MODE 0x02 /* PU; UART0 serial mode select */
  205. #define CONFIG_SYS_PCA953X_C0_SER1_EN 0x04 /* PU; UART1 enable (1: enabled) */
  206. #define CONFIG_SYS_PCA953X_C0_SER1_MODE 0x08 /* PU; UART1 serial mode select */
  207. #define CONFIG_SYS_PCA953X_C0_FLASH_PASS_CS 0x10 /* PU; Boot flash CS select */
  208. #define CONFIG_SYS_PCA953X_NVM_WP 0x20 /* PU; Set to 0 to enable NVM writing */
  209. #define CONFIG_SYS_PCA953X_C0_VCORE_VID2 0x40 /* VID2 of ISL6262 */
  210. #define CONFIG_SYS_PCA953X_C0_VCORE_VID3 0x80 /* VID3 of ISL6262 */
  211. /* PCA9557 @ 0x1c*/
  212. #define CONFIG_SYS_PCA953X_XMC0_ROOT0 0x01 /* PU; Low if XMC is RC */
  213. #define CONFIG_SYS_PCA953X_XMC0_MVMR0 0x02 /* XMC EEPROM write protect */
  214. #define CONFIG_SYS_PCA953X_XMC0_WAKE 0x04 /* PU; XMC wake */
  215. #define CONFIG_SYS_PCA953X_XMC0_BIST 0x08 /* PU; XMC built in self test */
  216. #define CONFIG_SYS_PCA953X_XMC_PRESENT 0x10 /* PU; Low if XMC module installed */
  217. #define CONFIG_SYS_PCA953X_PMC_PRESENT 0x20 /* PU; Low if PMC module installed */
  218. #define CONFIG_SYS_PCA953X_PMC0_MONARCH 0x40 /* PMC monarch mode enable */
  219. #define CONFIG_SYS_PCA953X_PMC0_EREADY 0x80 /* PU; PMC PCI eready */
  220. /* PCA9557 @ 0x1e*/
  221. #define CONFIG_SYS_PCA953X_P0_GA0 0x01 /* PU; VPX Geographical address */
  222. #define CONFIG_SYS_PCA953X_P0_GA1 0x02 /* PU; VPX Geographical address */
  223. #define CONFIG_SYS_PCA953X_P0_GA2 0x04 /* PU; VPX Geographical address */
  224. #define CONFIG_SYS_PCA953X_P0_GA3 0x08 /* PU; VPX Geographical address */
  225. #define CONFIG_SYS_PCA953X_P0_GA4 0x10 /* PU; VPX Geographical address */
  226. #define CONFIG_SYS_PCA953X_P0_GAP 0x20 /* PU; tied to VPX P0.GAP */
  227. #define CONFIG_SYS_PCA953X_P1_SYSEN 0x80 /* PU; Pulled high; tied to VPX P1.SYSCON */
  228. /* PCA9557 @ 0x1f */
  229. #define CONFIG_SYS_PCA953X_GPIO_VPX0 0x01 /* PU */
  230. #define CONFIG_SYS_PCA953X_GPIO_VPX1 0x02 /* PU */
  231. #define CONFIG_SYS_PCA953X_GPIO_VPX2 0x04 /* PU */
  232. #define CONFIG_SYS_PCA953X_GPIO_VPX3 0x08 /* PU */
  233. #define CONFIG_SYS_PCA953X_VPX_FRU_WRCTL 0x10 /* PD; I2C master source for FRU SEEPROM */
  234. /*
  235. * General PCI
  236. * Memory space is mapped 1-1, but I/O space must start from 0.
  237. */
  238. /* PCIE1 - VPX P1 */
  239. #define CONFIG_SYS_PCIE1_MEM_BUS 0x80000000
  240. #define CONFIG_SYS_PCIE1_MEM_PHYS CONFIG_SYS_PCIE1_MEM_BUS
  241. #define CONFIG_SYS_PCIE1_MEM_SIZE 0x40000000 /* 1G */
  242. #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
  243. #define CONFIG_SYS_PCIE1_IO_PHYS 0xe8000000
  244. #define CONFIG_SYS_PCIE1_IO_SIZE 0x00800000 /* 8M */
  245. /* PCIE2 - PEX8518 */
  246. #define CONFIG_SYS_PCIE2_MEM_BUS 0xc0000000
  247. #define CONFIG_SYS_PCIE2_MEM_PHYS CONFIG_SYS_PCIE2_MEM_BUS
  248. #define CONFIG_SYS_PCIE2_MEM_SIZE 0x10000000 /* 256M */
  249. #define CONFIG_SYS_PCIE2_IO_BUS 0x00000000
  250. #define CONFIG_SYS_PCIE2_IO_PHYS 0xe8800000
  251. #define CONFIG_SYS_PCIE2_IO_SIZE 0x00800000 /* 8M */
  252. /*
  253. * Networking options
  254. */
  255. #define CONFIG_TSEC_TBI
  256. #define CONFIG_MII_DEFAULT_TSEC 1 /* Allow unregistered phys */
  257. #define CONFIG_ETHPRIME "eTSEC2"
  258. /*
  259. * In-band SGMII auto-negotiation between TBI and BCM5482S PHY fails, force
  260. * 1000mbps SGMII link
  261. */
  262. #define CONFIG_TSEC_TBICR_SETTINGS ( \
  263. TBICR_PHY_RESET \
  264. | TBICR_FULL_DUPLEX \
  265. | TBICR_SPEED1_SET \
  266. )
  267. #define CONFIG_TSEC1 1
  268. #define CONFIG_TSEC1_NAME "eTSEC1"
  269. #define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
  270. #define TSEC1_PHY_ADDR 1
  271. #define TSEC1_PHYIDX 0
  272. #define CONFIG_HAS_ETH0
  273. #define CONFIG_TSEC2 1
  274. #define CONFIG_TSEC2_NAME "eTSEC2"
  275. #define TSEC2_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
  276. #define TSEC2_PHY_ADDR 2
  277. #define TSEC2_PHYIDX 0
  278. #define CONFIG_HAS_ETH1
  279. /*
  280. * Miscellaneous configurable options
  281. */
  282. #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
  283. #define CONFIG_LOADADDR 0x1000000 /* default location for tftp and bootm */
  284. #define CONFIG_INTEGRITY /* support booting INTEGRITY OS */
  285. /*
  286. * For booting Linux, the board info and command line data
  287. * have to be in the first 16 MB of memory, since this is
  288. * the maximum mapped by the Linux kernel during initialization.
  289. */
  290. #define CONFIG_SYS_BOOTMAPSZ (16 << 20) /* Initial Memory map for Linux*/
  291. #define CONFIG_SYS_BOOTM_LEN (16 << 20) /* Increase max gunzip size */
  292. /*
  293. * Environment Configuration
  294. */
  295. /*
  296. * Flash memory map:
  297. * fff80000 - ffffffff Pri U-Boot (512 KB)
  298. * fff40000 - fff7ffff Pri U-Boot Environment (256 KB)
  299. * fff00000 - fff3ffff Pri FDT (256KB)
  300. * fef00000 - ffefffff Pri OS image (16MB)
  301. * f8000000 - feefffff Pri OS Use/Filesystem (111MB)
  302. *
  303. * f7f80000 - f7ffffff Sec U-Boot (512 KB)
  304. * f7f40000 - f7f7ffff Sec U-Boot Environment (256 KB)
  305. * f7f00000 - f7f3ffff Sec FDT (256KB)
  306. * f6f00000 - f7efffff Sec OS image (16MB)
  307. * f0000000 - f6efffff Sec OS Use/Filesystem (111MB)
  308. */
  309. #define CONFIG_UBOOT1_ENV_ADDR __stringify(0xfff80000)
  310. #define CONFIG_UBOOT2_ENV_ADDR __stringify(0xf7f80000)
  311. #define CONFIG_FDT1_ENV_ADDR __stringify(0xfff00000)
  312. #define CONFIG_FDT2_ENV_ADDR __stringify(0xf7f00000)
  313. #define CONFIG_OS1_ENV_ADDR __stringify(0xfef00000)
  314. #define CONFIG_OS2_ENV_ADDR __stringify(0xf6f00000)
  315. #define CONFIG_PROG_UBOOT1 \
  316. "$download_cmd $loadaddr $ubootfile; " \
  317. "if test $? -eq 0; then " \
  318. "protect off "CONFIG_UBOOT1_ENV_ADDR" +80000; " \
  319. "erase "CONFIG_UBOOT1_ENV_ADDR" +80000; " \
  320. "cp.w $loadaddr "CONFIG_UBOOT1_ENV_ADDR" 40000; " \
  321. "protect on "CONFIG_UBOOT1_ENV_ADDR" +80000; " \
  322. "cmp.b $loadaddr "CONFIG_UBOOT1_ENV_ADDR" 80000; " \
  323. "if test $? -ne 0; then " \
  324. "echo PROGRAM FAILED; " \
  325. "else; " \
  326. "echo PROGRAM SUCCEEDED; " \
  327. "fi; " \
  328. "else; " \
  329. "echo DOWNLOAD FAILED; " \
  330. "fi;"
  331. #define CONFIG_PROG_UBOOT2 \
  332. "$download_cmd $loadaddr $ubootfile; " \
  333. "if test $? -eq 0; then " \
  334. "protect off "CONFIG_UBOOT2_ENV_ADDR" +80000; " \
  335. "erase "CONFIG_UBOOT2_ENV_ADDR" +80000; " \
  336. "cp.w $loadaddr "CONFIG_UBOOT2_ENV_ADDR" 40000; " \
  337. "protect on "CONFIG_UBOOT2_ENV_ADDR" +80000; " \
  338. "cmp.b $loadaddr "CONFIG_UBOOT2_ENV_ADDR" 80000; " \
  339. "if test $? -ne 0; then " \
  340. "echo PROGRAM FAILED; " \
  341. "else; " \
  342. "echo PROGRAM SUCCEEDED; " \
  343. "fi; " \
  344. "else; " \
  345. "echo DOWNLOAD FAILED; " \
  346. "fi;"
  347. #define CONFIG_BOOT_OS_NET \
  348. "$download_cmd $osaddr $osfile; " \
  349. "if test $? -eq 0; then " \
  350. "if test -n $fdtaddr; then " \
  351. "$download_cmd $fdtaddr $fdtfile; " \
  352. "if test $? -eq 0; then " \
  353. "bootm $osaddr - $fdtaddr; " \
  354. "else; " \
  355. "echo FDT DOWNLOAD FAILED; " \
  356. "fi; " \
  357. "else; " \
  358. "bootm $osaddr; " \
  359. "fi; " \
  360. "else; " \
  361. "echo OS DOWNLOAD FAILED; " \
  362. "fi;"
  363. #define CONFIG_PROG_OS1 \
  364. "$download_cmd $osaddr $osfile; " \
  365. "if test $? -eq 0; then " \
  366. "erase "CONFIG_OS1_ENV_ADDR" +$filesize; " \
  367. "cp.b $osaddr "CONFIG_OS1_ENV_ADDR" $filesize; " \
  368. "cmp.b $osaddr "CONFIG_OS1_ENV_ADDR" $filesize; " \
  369. "if test $? -ne 0; then " \
  370. "echo OS PROGRAM FAILED; " \
  371. "else; " \
  372. "echo OS PROGRAM SUCCEEDED; " \
  373. "fi; " \
  374. "else; " \
  375. "echo OS DOWNLOAD FAILED; " \
  376. "fi;"
  377. #define CONFIG_PROG_OS2 \
  378. "$download_cmd $osaddr $osfile; " \
  379. "if test $? -eq 0; then " \
  380. "erase "CONFIG_OS2_ENV_ADDR" +$filesize; " \
  381. "cp.b $osaddr "CONFIG_OS2_ENV_ADDR" $filesize; " \
  382. "cmp.b $osaddr "CONFIG_OS2_ENV_ADDR" $filesize; " \
  383. "if test $? -ne 0; then " \
  384. "echo OS PROGRAM FAILED; " \
  385. "else; " \
  386. "echo OS PROGRAM SUCCEEDED; " \
  387. "fi; " \
  388. "else; " \
  389. "echo OS DOWNLOAD FAILED; " \
  390. "fi;"
  391. #define CONFIG_PROG_FDT1 \
  392. "$download_cmd $fdtaddr $fdtfile; " \
  393. "if test $? -eq 0; then " \
  394. "erase "CONFIG_FDT1_ENV_ADDR" +$filesize;" \
  395. "cp.b $fdtaddr "CONFIG_FDT1_ENV_ADDR" $filesize; " \
  396. "cmp.b $fdtaddr "CONFIG_FDT1_ENV_ADDR" $filesize; " \
  397. "if test $? -ne 0; then " \
  398. "echo FDT PROGRAM FAILED; " \
  399. "else; " \
  400. "echo FDT PROGRAM SUCCEEDED; " \
  401. "fi; " \
  402. "else; " \
  403. "echo FDT DOWNLOAD FAILED; " \
  404. "fi;"
  405. #define CONFIG_PROG_FDT2 \
  406. "$download_cmd $fdtaddr $fdtfile; " \
  407. "if test $? -eq 0; then " \
  408. "erase "CONFIG_FDT2_ENV_ADDR" +$filesize;" \
  409. "cp.b $fdtaddr "CONFIG_FDT2_ENV_ADDR" $filesize; " \
  410. "cmp.b $fdtaddr "CONFIG_FDT2_ENV_ADDR" $filesize; " \
  411. "if test $? -ne 0; then " \
  412. "echo FDT PROGRAM FAILED; " \
  413. "else; " \
  414. "echo FDT PROGRAM SUCCEEDED; " \
  415. "fi; " \
  416. "else; " \
  417. "echo FDT DOWNLOAD FAILED; " \
  418. "fi;"
  419. #define CONFIG_EXTRA_ENV_SETTINGS \
  420. "autoload=yes\0" \
  421. "download_cmd=tftp\0" \
  422. "console_args=console=ttyS0,115200\0" \
  423. "root_args=root=/dev/nfs rw\0" \
  424. "misc_args=ip=on\0" \
  425. "set_bootargs=setenv bootargs ${console_args} ${root_args} ${misc_args}\0" \
  426. "bootfile=/home/user/file\0" \
  427. "osfile=/home/user/board.uImage\0" \
  428. "fdtfile=/home/user/board.dtb\0" \
  429. "ubootfile=/home/user/u-boot.bin\0" \
  430. "fdtaddr=0x1e00000\0" \
  431. "osaddr=0x1000000\0" \
  432. "loadaddr=0x1000000\0" \
  433. "prog_uboot1="CONFIG_PROG_UBOOT1"\0" \
  434. "prog_uboot2="CONFIG_PROG_UBOOT2"\0" \
  435. "prog_os1="CONFIG_PROG_OS1"\0" \
  436. "prog_os2="CONFIG_PROG_OS2"\0" \
  437. "prog_fdt1="CONFIG_PROG_FDT1"\0" \
  438. "prog_fdt2="CONFIG_PROG_FDT2"\0" \
  439. "bootcmd_net=run set_bootargs; "CONFIG_BOOT_OS_NET"\0" \
  440. "bootcmd_flash1=run set_bootargs; " \
  441. "bootm "CONFIG_OS1_ENV_ADDR" - "CONFIG_FDT1_ENV_ADDR"\0"\
  442. "bootcmd_flash2=run set_bootargs; " \
  443. "bootm "CONFIG_OS2_ENV_ADDR" - "CONFIG_FDT2_ENV_ADDR"\0"\
  444. "bootcmd=run bootcmd_flash1\0"
  445. #endif /* __CONFIG_H */