thunderx_88xx.h 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /**
  3. * (C) Copyright 2014, Cavium Inc.
  4. **/
  5. #ifndef __THUNDERX_88XX_H__
  6. #define __THUNDERX_88XX_H__
  7. #define CONFIG_REMAKE_ELF
  8. #define CONFIG_THUNDERX
  9. #define CONFIG_SYS_64BIT
  10. #define MEM_BASE 0x00500000
  11. #define CONFIG_SYS_LOWMEM_BASE MEM_BASE
  12. /* Link Definitions */
  13. #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x7fff0)
  14. /* SMP Spin Table Definitions */
  15. #define CPU_RELEASE_ADDR (CONFIG_SYS_SDRAM_BASE + 0x7fff0)
  16. /* Generic Timer Definitions */
  17. #define COUNTER_FREQUENCY (0x1800000) /* 24MHz */
  18. /* Size of malloc() pool */
  19. #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 1024 * 1024)
  20. /* PL011 Serial Configuration */
  21. #define CONFIG_PL011_CLOCK 24000000
  22. /* Generic Interrupt Controller Definitions */
  23. #define GICD_BASE (0x801000000000)
  24. #define GICR_BASE (0x801000002000)
  25. #define CONFIG_SYS_SERIAL0 0x87e024000000
  26. #define CONFIG_SYS_SERIAL1 0x87e025000000
  27. /* BOOTP options */
  28. #define CONFIG_BOOTP_BOOTFILESIZE
  29. /* Miscellaneous configurable options */
  30. #define CONFIG_SYS_LOAD_ADDR (MEM_BASE)
  31. /* Physical Memory Map */
  32. #define PHYS_SDRAM_1 (MEM_BASE) /* SDRAM Bank #1 */
  33. #define PHYS_SDRAM_1_SIZE (0x80000000-MEM_BASE) /* 2048 MB */
  34. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
  35. /* Initial environment variables */
  36. #define UBOOT_IMG_HEAD_SIZE 0x40
  37. /* C80000 - 0x40 */
  38. #define CONFIG_EXTRA_ENV_SETTINGS \
  39. "kernel_addr=08007ffc0\0" \
  40. "fdt_addr=0x94C00000\0" \
  41. "fdt_high=0x9fffffff\0"
  42. /* Do not preserve environment */
  43. /* Monitor Command Prompt */
  44. #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
  45. #define CONFIG_SYS_MAXARGS 64 /* max command args */
  46. #define CONFIG_NO_RELOCATION 1
  47. #define PLL_REF_CLK 50000000 /* 50 MHz */
  48. #define NS_PER_REF_CLK_TICK (1000000000/PLL_REF_CLK)
  49. #endif /* __THUNDERX_88XX_H__ */