spear-common.h 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2009
  4. * Vipin Kumar, STMicroelectronics, <vipin.kumar@st.com>
  5. */
  6. #ifndef _SPEAR_COMMON_H
  7. #define _SPEAR_COMMON_H
  8. /*
  9. * Common configurations used for both spear3xx as well as spear6xx
  10. */
  11. /* U-Boot Load Address */
  12. /* Ethernet driver configuration */
  13. #define CONFIG_PHY_RESET_DELAY 10000 /* in usec */
  14. /* USBD driver configuration */
  15. #if defined(CONFIG_SPEAR_USBTTY)
  16. #define CONFIG_DW_UDC
  17. #define CONFIG_USB_DEVICE
  18. #define CONFIG_USBD_HS
  19. #define CONFIG_USB_TTY
  20. #define CONFIG_USBD_PRODUCT_NAME "SPEAr SoC"
  21. #define CONFIG_USBD_MANUFACTURER "ST Microelectronics"
  22. #endif
  23. #define CONFIG_EXTRA_ENV_USBTTY "usbtty=cdc_acm\0"
  24. /* I2C driver configuration */
  25. #define CONFIG_SYS_I2C
  26. #if defined(CONFIG_SPEAR600)
  27. #define CONFIG_SYS_I2C_BASE 0xD0200000
  28. #elif defined(CONFIG_SPEAR300)
  29. #define CONFIG_SYS_I2C_BASE 0xD0180000
  30. #elif defined(CONFIG_SPEAR310)
  31. #define CONFIG_SYS_I2C_BASE 0xD0180000
  32. #elif defined(CONFIG_SPEAR320)
  33. #define CONFIG_SYS_I2C_BASE 0xD0180000
  34. #endif
  35. #define CONFIG_SYS_I2C_SPEED 400000
  36. #define CONFIG_SYS_I2C_SLAVE 0x02
  37. #define CONFIG_I2C_CHIPADDRESS 0x50
  38. /* Timer, HZ specific defines */
  39. /* Flash configuration */
  40. #if defined(CONFIG_FLASH_PNOR)
  41. #define CONFIG_SPEAR_EMI
  42. #else
  43. #define CONFIG_ST_SMI
  44. #endif
  45. #if defined(CONFIG_ST_SMI)
  46. #define CONFIG_SYS_MAX_FLASH_BANKS 2
  47. #define CONFIG_SYS_FLASH_BASE 0xF8000000
  48. #define CONFIG_SYS_CS1_FLASH_BASE 0xF9000000
  49. #define CONFIG_SYS_FLASH_BANK_SIZE 0x01000000
  50. #define CONFIG_SYS_FLASH_ADDR_BASE {CONFIG_SYS_FLASH_BASE, \
  51. CONFIG_SYS_CS1_FLASH_BASE}
  52. #define CONFIG_SYS_MAX_FLASH_SECT 128
  53. #define CONFIG_SYS_FLASH_ERASE_TOUT (3 * CONFIG_SYS_HZ)
  54. #define CONFIG_SYS_FLASH_WRITE_TOUT (3 * CONFIG_SYS_HZ)
  55. #endif
  56. /*
  57. * Serial Configuration (PL011)
  58. * CONFIG_PL01x_PORTS is defined in specific files
  59. */
  60. #define CONFIG_PL011_CLOCK (48 * 1000 * 1000)
  61. #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, \
  62. 57600, 115200 }
  63. #define CONFIG_SYS_LOADS_BAUD_CHANGE
  64. /* NAND FLASH Configuration */
  65. #define CONFIG_SYS_NAND_SELF_INIT
  66. #define CONFIG_NAND_FSMC
  67. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  68. #define CONFIG_SYS_NAND_ONFI_DETECTION
  69. /*
  70. * Default Environment Varible definitions
  71. */
  72. /*
  73. * U-Boot Environment placing definitions.
  74. */
  75. #if defined(CONFIG_ENV_IS_IN_FLASH)
  76. #ifdef CONFIG_ST_SMI
  77. /*
  78. * Environment is in serial NOR flash
  79. */
  80. #define CONFIG_SYS_MONITOR_LEN 0x00040000
  81. #define CONFIG_FSMTDBLK "/dev/mtdblock3 "
  82. #define CONFIG_BOOTCOMMAND "bootm 0xf8050000"
  83. #elif defined(CONFIG_SPEAR_EMI)
  84. /*
  85. * Environment is in parallel NOR flash
  86. */
  87. #define CONFIG_SYS_MONITOR_LEN 0x00060000
  88. #define CONFIG_FSMTDBLK "/dev/mtdblock3 "
  89. #define CONFIG_BOOTCOMMAND "cp.b 0x50080000 0x1600000 " \
  90. "0x4C0000; bootm 0x1600000"
  91. #endif
  92. #elif defined(CONFIG_ENV_IS_IN_NAND)
  93. /*
  94. * Environment is in NAND
  95. */
  96. #define CONFIG_ENV_RANGE 0x10000
  97. #define CONFIG_FSMTDBLK "/dev/mtdblock7 "
  98. #define CONFIG_BOOTCOMMAND "nand read.jffs2 0x1600000 " \
  99. "0x80000 0x4C0000; " \
  100. "bootm 0x1600000"
  101. #endif
  102. #define CONFIG_NFSBOOTCOMMAND \
  103. "bootp; " \
  104. "setenv bootargs root=/dev/nfs rw " \
  105. "nfsroot=$(serverip):$(rootpath) " \
  106. "ip=$(ipaddr):$(serverip):$(gatewayip):" \
  107. "$(netmask):$(hostname):$(netdev):off " \
  108. "console=ttyAMA0,115200 $(othbootargs);" \
  109. "bootm; "
  110. #define CONFIG_RAMBOOTCOMMAND \
  111. "setenv bootargs root=/dev/ram rw " \
  112. "console=ttyAMA0,115200 $(othbootargs);" \
  113. CONFIG_BOOTCOMMAND
  114. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
  115. /* Miscellaneous configurable options */
  116. #define CONFIG_BOOT_PARAMS_ADDR 0x00000100
  117. #define CONFIG_CMDLINE_TAG
  118. #define CONFIG_SETUP_MEMORY_TAGS
  119. #define CONFIG_SYS_MALLOC_LEN (1024*1024)
  120. #define CONFIG_SYS_LOAD_ADDR 0x00800000
  121. #define CONFIG_SYS_FLASH_EMPTY_INFO
  122. /* Physical Memory Map */
  123. #define PHYS_SDRAM_1 0x00000000
  124. #define PHYS_SDRAM_1_MAXSIZE 0x40000000
  125. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
  126. #define CONFIG_SYS_INIT_RAM_ADDR 0xD2800000
  127. #define CONFIG_SYS_INIT_RAM_SIZE 0x2000
  128. #define CONFIG_SYS_INIT_SP_OFFSET \
  129. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  130. #define CONFIG_SYS_INIT_SP_ADDR \
  131. (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  132. #endif